Sequential Addresses Generation Patents (Class 711/218)
-
Patent number: 7117309Abstract: Exemplary systems and methods analyze cache data to detect a sequential workload to facilitate pre-fetching effectiveness. An exemplary address analysis module for sequential workload detection generates one or more addresses related to a host address. If the cache memory contains data corresponding to one or more of the related addresses, a sequential workload may be occurring, and a read pre-fetch operation may be triggered. An indexing module may be used to map host and related addresses to corresponding indices in cache memory.Type: GrantFiled: April 14, 2003Date of Patent: October 3, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventor: Brian S. Bearden
-
Patent number: 7103750Abstract: A method and apparatus for compressing a reference pattern (RP) with repeated substrings by encoding produce compressed reference patterns (CRPs) with reduce storage requirements. Operation codes and a flag are stored with the CRPs. During comparison of reference elements of the CRP to input elements (IEs) of an input pattern (IP), the operation codes are read and the reference pattern is decoded allowing all reference elements including those of the repeated substrings to be compared to IEs in the IP to determine if the RP appears within the IP.Type: GrantFiled: March 20, 2003Date of Patent: September 5, 2006Assignee: International Business Machines CorporationInventors: Matthew L. Helsley, Kerry A. Kravec, Ali G. Saidi, Jan M. Slyfield, Pascal R. Tannhof
-
Patent number: 7093085Abstract: Disclosed is a device and method such that data of size S is stored in a memory of size K, a two-dimensional matrix with R rows and C columns, and interleaving indexes I are generated according to a predetermined interleaving rule to randomly output the data from the memory. If a first index I is greater than data size S, a second index is generated and output prior to outputting invalid data stored in the memory at the location of the first index.Type: GrantFiled: September 27, 2004Date of Patent: August 15, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-Hong Lee
-
Patent number: 7080056Abstract: A method for generating a simple kind of computer based artificial consciousness, which means to give a in a computer running invention-pursuant program the capability to act and to know the effects of its actions and to plan further actions consciously. This is realized by giving the computer the capability to program its processor by its own and to plan that self-programming targeted. This works, because the computer learns to program in machine-code by its own and it has got a dynamical valuation system to weight if its actions are useful or not. Further basic needs like “no_pain” and “no_hunger” are modelled to make it act to fulfill its basic needs. It has also the capability to solve a pregiven by several formulas determined programming aim, which means to develop logical programs which then can be implemented by users into their projects.Type: GrantFiled: November 2, 2000Date of Patent: July 18, 2006Inventor: Gerd Krämer
-
Patent number: 7076578Abstract: A method and apparatus for a race free data transfer algorithm using hardware based polling. One disclosed method transfers information between a target device and a buffer which is one of a set of buffers. The buffer is pointed to by a current buffer value stored in a controller. The current buffer value is adjusted to point to a next buffer if the current buffer value is different than a last buffer value. One of the set of buffers is serviced utilizing either the current buffer value or the last buffer value from the controller.Type: GrantFiled: December 22, 2003Date of Patent: July 11, 2006Assignee: Intel CorporationInventors: David I. Poisner, Karthi R. Vadivelu
-
Patent number: 7058874Abstract: An interleaver circuit architectures, which utilizes the relationship between intra-row elements in a matrix, in order to simplify the MOD computations necessary in an interleaver. The interleaver calculates a subset of results, stores those results, performs operations on the stored results in order to obtain new results, then updates at least some of the old results with the new results for the next column operation. The interleaver address is then calculated row by row. By storing only a subset of the results and replacing old results with new results, the interleaver can calculate the interleaver address “on the fly” in one clock cycle with very little delay. The interleaver may also require less power and smaller substrate surface area.Type: GrantFiled: May 24, 2002Date of Patent: June 6, 2006Assignee: Lucent Technologies Inc.Inventor: Gongyu Grace Zhou
-
Patent number: 7051183Abstract: A circuit for recording digital waveform data includes (a) a first counter which counts the number of data constituting a first data sequence including a plurality of data different from one another, (b) a second counter which counts the number by which the same data is repeated to constitute a second data sequence, (c) a memory which stores all of data constituting the first data sequence and one of data constituting the second data sequence in this order together with the number counted by the first counter and the number counted by the second counter, and (d) a controller which transmits an address signal to said memory, and controls operation of the first and second counters.Type: GrantFiled: August 1, 2002Date of Patent: May 23, 2006Assignee: NEC CorporationInventor: Hiroyuki Igura
-
Patent number: 7028154Abstract: Systems and methods for backup of data in redundant data storage systems. In this regard, one embodiment can be broadly summarized by a representative system that copies a block of data from a primary storage unit to a primary backup storage unit using a primary addressing sequence that begins with a first start address; and substantially concurrently copies a second block of data from a secondary storage unit to a secondary backup storage unit using a secondary addressing sequence that begins with a second start address. Another embodiment can be described as a method wherein the first start address is the same as the second finish address; the primary addressing sequence uses an incrementing count, and the secondary addressing sequence uses a decrementing count. Other systems and methods are also provided.Type: GrantFiled: June 18, 2002Date of Patent: April 11, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventor: Jay D. Reeves
-
Patent number: 7023240Abstract: A circuit for capturing data from a bus having a flip-flop register, comparison logic and clock logic. The comparison logic determines whether any bit on the bus has changed logic state. If a bit has changed state, the comparison logic asserts an enable signal which causes the clock logic to clock the register. Accordingly, data from the bus is not clocked through the register unless the data has actually changed state and the comparison logic itself determines whether different data is present on the bus.Type: GrantFiled: July 6, 2004Date of Patent: April 4, 2006Assignee: Texas Instruments IncorporatedInventor: Tony T Elappuparackal
-
Patent number: 7017028Abstract: An apparatus and method are provided for updating one or more pluralities of pointers (i.e. one or more vector pointers) which are used for accessing one or more pluralities of data elements (i.e. one or more vector data elements) in a multi-ported memory. A first register file holds the vector pointers, a second register file holds stride data, and a plurality of functional units combine data from the second register file with data from the first register file. The results of combining the data are transferred to the first register file and represent updated vector pointers. Furthermore, a third register file is provided for holding modulus selector data to specify the size of a circular buffer for circular addressing.Type: GrantFiled: March 14, 2003Date of Patent: March 21, 2006Assignee: International Business Machines CorporationInventors: Shay Ben-David, Jeffrey Haskell Derby, Thomas W. Fox, Fredy Daniel Neeser, Jamie H. Moreno, Uzi Shvadron, Ayal Zaks
-
Patent number: 7017010Abstract: The present invention provides a dual data rate (DDR) integrated circuit memory device that is configured to support an N to 2N prefetch-to-burst length mode of operation. The DDR integrated circuit memory device is further configured to support a sequential address increase scheme and an interleave address increase scheme.Type: GrantFiled: January 8, 2003Date of Patent: March 21, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: One-gyun La
-
Patent number: 7010664Abstract: A configurable address generator includes addressing sequence circuitry such as a set of counters. A set of comparators is also preferably included in the configurable address generator in order to detect different addressing conditions (e.g., full, empty, etc.). Coupled to these components is a plurality of programmable bits that allows the address generator to be configured to meet a number of different design requirements. For example, the configurable address generator can be configured as a stack pointer; it can also be configured to provide address generation for FIFO and MAC-based filter circuits, etc.Type: GrantFiled: April 30, 2003Date of Patent: March 7, 2006Assignee: Xilinx, Inc.Inventors: Jonathan B. Ballagh, Eric R. Keller, Roger B. Milne
-
Patent number: 7006136Abstract: A method of defective pixel address detection for image sensor. During the image sensor is tested, a number of defective pixel addresses of the image sensor are stored into a memory element and indexed. Each of the pixels of the image sensor is read in sequence and then compared with the indexed defective pixel address. If the sensor address is equal to the indexed defective pixel address, a defective pixel flag is outputted and then the index is increased by one. If the sensor address is not equal to the defective pixel address, the defective pixel address is compared with an empty signature. After the index is increased or the defective pixel address is not an empty signature, the detection process is continued.Type: GrantFiled: September 27, 2000Date of Patent: February 28, 2006Assignee: Vanguard International Semiconductor Corp.Inventor: Ming-Tsun Hsieh
-
Patent number: 6996697Abstract: The invention provides a protocol cycle during which a memory address and all the data bytes to be written are transmitted, and the writing process is carried out only once for all the transmitted data bytes, by writing a first byte in the memory sector corresponding to a first address generated by resetting to zero the 2 least significant bits of the transmitted address and all the other transmitted bytes in successive addresses. The method includes writing a certain number N of data bytes, in consecutive memory addresses in a memory array of a memory device, and includes unprotecting the memory sectors in which data are to be written, communicating the programming command to the memory device, communicating to the memory device the bits to be stored and specifying a relative memory address of a sector to write in, and writing the data bits in the memory.Type: GrantFiled: February 21, 2003Date of Patent: February 7, 2006Assignee: STMicroelectronics S.r.l.Inventors: Salvatore Poli, Paolino Schillaci, Salvatore Polizzi
-
Patent number: 6981126Abstract: A system is described which uses a burst access memory and a memory controller to anticipate the memory address to be used in future data read operations as requested by a microprocessor. Either the memory controller or the memory device initiates a burst read operation starting at a memory address generated thereby. The microprocessor can, therefore, wait to initiate a data read without suffering a time delay.Type: GrantFiled: July 8, 2003Date of Patent: December 27, 2005Assignee: Micron Technology, Inc.Inventor: Greg A. Blodgett
-
Patent number: 6957317Abstract: An apparatus and method facilitating memory data access with generic read/write patterns are described. In one embodiment, the method includes the detection, in response to a load instruction, of a cache hit/cache miss of data requested by the load instruction within a re-tiling (RT) cache. When a cache miss is detected, a block of data is loaded into the RT cache according to the load instruction. This block of data will contain the data requested by the load instruction. Once loaded, a non-horizontally sequential access of the data requested by the load instruction is performed from the RT cache. Finally, the data accessed from the RT cache may be stored into a destination data storage device according to the load instruction.Type: GrantFiled: October 10, 2002Date of Patent: October 18, 2005Assignee: Intel CorporationInventors: Yen-Kuang Chen, Eric Debes, Matthew J. Holliman, Minerva M. Yeung
-
Patent number: 6956854Abstract: A switching device for forwarding network traffic to a desired destination on a network, such as a telephone or computer network. The switching device includes multiple ports and uses a lookup table containing lookup keys to determine which port to forward network traffic over. The lookup tables are populated based on use. Consequently, the lookup tables on different ports contain different addresses. By storing only addresses that a port uses, each port's lookup table is unique to that port's characteristics. Additionally, aging techniques are used on both source and destination addresses in the lookup table so that stale entries are removed and memory is conserved.Type: GrantFiled: December 20, 2001Date of Patent: October 18, 2005Assignee: Alcatel Internetworking (PE), Inc.Inventors: Jayasenan Sundara Ganesh, Timothy Scott Michels, Parmajeet Singh, Greg W. Davis
-
Patent number: 6948046Abstract: An SDRAM access control section activates a row of an SDRAM when a request is made to access the row in the continuous access mode. The SDRAM access control section outputs a read command or a write command to the SDRAM 300 when a request is made to access the SDRAM 300, without deactivating the accessed row, until a detection signal that detects the last column is asserted. The SDRAM access control section deactivates the accessed row when the detection signal is asserted.Type: GrantFiled: December 12, 2002Date of Patent: September 20, 2005Assignee: Renesas Technology Corp.Inventor: Ryohei Higuchi
-
Patent number: 6931517Abstract: A microprocessor apparatus is provided for performing a pop-compare operation. The microprocessor apparatus includes paired operation translation logic, load logic, and execution logic. The paired operation translation logic receives a macro instruction that prescribes the pop-compare operation, and generates a pop-compare micro instruction. The pop-compare micro instruction directs pipeline stages in a microprocessor to perform the pop-compare operation. The load logic is coupled to the paired operation translation logic. The load logic receives the pop-compare micro instruction, and retrieves a first operand from an address in memory, where the address is specified by contents of a register. The register is prescribed by the pop-compare micro instruction. The execution logic is coupled to the load logic. The execution logic receives the first operand, and compares the first operand to a second operand.Type: GrantFiled: October 22, 2002Date of Patent: August 16, 2005Assignee: IP-First, LLCInventors: Gerard M. Col, G. Glenn Henry, Terry Parks
-
Patent number: 6928531Abstract: A linear and non-linear object management method and structure. A data structure on a computer-readable medium is used to store linear and non-linear objects in a range of memory of a volume. The data structure includes a contiguous range of memory in which the data objects are stored. A plurality of data objects are stored contiguously in the range of memory and are associated with a first or second list in the range of memory. The plurality of data objects include a first-type of data object having a data field in linear objects are stored and further include a second-type of data object having a data field containing non-linear data objects.Type: GrantFiled: August 29, 2002Date of Patent: August 9, 2005Assignee: Micron Technology, Inc.Inventor: Wanmo Wong
-
Patent number: 6920544Abstract: A processor includes a memory unit in which instructions having their constituent bytes stored in ascending address order alternate with instructions having their constituent bytes stored in descending address order. A single address pointer is used to read one instruction by reading up, and another instruction by reading down. The amount of address information needed for program execution is thereby reduced, as one address pointer suffices for two instructions. The address pointer may be provided by a branch instruction that also indicates whether to read up or down. An up-counter and a down-counter may be provided as address counters, enabling the two instructions to be read and executed concurrently. Four address counters may be provided, enabling a branch instruction to designate the execution of from one to four consecutive instructions.Type: GrantFiled: March 25, 2003Date of Patent: July 19, 2005Assignee: Oki Electric Industry Co., Ltd.Inventor: Mototsugu Watanabe
-
Patent number: 6912643Abstract: The present invention provides an architecture and method for increasing the performance and resource utilization of networked storage architectures by use of hardware-based storage element mapping. The architecture utilizes a customized programmable processing element to map host read or write commands to physical storage element commands. The present invention uses a plurality of data structures, such as tables, to map host read and write commands to physical storage elements. The hardware-based storage element mapping controller uses the tables, including a mapping segment descriptor table, to map from global address space addresses to physical storage element addresses.Type: GrantFiled: November 15, 2002Date of Patent: June 28, 2005Assignee: Aristos Logic CorporationInventor: Robert Horn
-
Patent number: 6910096Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 2, 2003Date of Patent: June 21, 2005Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 6900745Abstract: A method for generating a modulo Gray-code representation of a non-power-of-two set of binary values begins by determining a desired Gray-code sequence length. The method then continues by determining a bus width, M, in bits, based on the desired Gray-code sequence length, to represent the generated Gray-code. The method then continues by determining a set of skipped binary values based on the desired Gray-code sequence length and the bus width to obtain the non-power-of-two set of binary values. The method then continues by representing the non-power-of-two set of binary values as a set of equivalent Gray-code values.Type: GrantFiled: May 10, 2004Date of Patent: May 31, 2005Assignee: Broadcom Corp.Inventor: Hongtao Jiang
-
Patent number: 6895465Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: March 31, 2004Date of Patent: May 17, 2005Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 6895429Abstract: A technique enables a server, such as a filer, configured with a plurality of virtual servers, such as virtual filers (vfilers), to participate in a plurality of private network address spaces having potentially overlapping network addresses. The technique also enables selection of an appropriate vfiler to service requests within a private address space in a manner that is secure and distinct from other private address spaces supported by the filer. An IPspace refers to each distinct address space in which the filer and its storage operating system participate. An IPspace identifier is applied to translation procedures that enable the selection of a correct vfiler for processing an incoming request and an appropriate routing table for processing an outgoing request.Type: GrantFiled: December 28, 2001Date of Patent: May 17, 2005Assignee: Network Appliance, Inc.Inventors: Gaurav Banga, Mark Smith, Mark Muhlestein
-
Patent number: 6871270Abstract: Disclosed is a device and method such that data of size S is stored in a memory of size K, a two-dimensional matrix with R rows and C columns, and interleaving indexes I are generated according to a predetermined interleaving rule to randomly output the data from the memory. If a first index I is greater than data size S, a second index is generated and output prior to outputting invalid data stored in the memory at the location of the first index.Type: GrantFiled: December 3, 2001Date of Patent: March 22, 2005Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-Hong Lee
-
Patent number: 6854040Abstract: A read control circuit and a reading method for an electronic memory device integrated on a semiconductor includes a non-volatile memory matrix with associated row and column decoders connected to respective outputs of an address counter. An address transition detect (ATD) circuit detects an input transition as the memory device is being accessed, and read amplifiers and attendant registers transfer the data read from the memory matrix to the output. The read control circuit includes a detection circuit to which is input a clock signal and a logic signal to enable reading in the burst mode. A burst read mode control logic circuit is connected downstream of the detection circuit. The method includes accessing the memory matrix in a random read mode, detecting a request for access in the burst read mode, and executing the parallel reading of a plurality of memory words during a single period of time clocked by the clock signal.Type: GrantFiled: November 21, 2000Date of Patent: February 8, 2005Assignee: STMicroelectronics S.r.l.Inventors: Simone Bartoli, Antonino Geraci, Mauro Sali, Lorenzo Bedarida
-
Patent number: 6851033Abstract: The present invention relates to techniques for predicting memory access in a data processing apparatus and particular to a technique for determining whether a data item to be accessed crosses an address boundary and will hence require multiple memory accesses. An earlier indication can be provided that at least two memory accesses may be required to access a data item by performing a prediction based upon one or more operands generated from a memory instruction instead of waiting for a memory access generation stage to generate the memory access. Prediction logic can generate a prediction signal to prevent the memory access generation stage from receiving signals from a preceding pipeline stage while at least two memory accesses are being generated.Type: GrantFiled: October 1, 2002Date of Patent: February 1, 2005Assignee: Arm LimitedInventor: Richard Roy Grisenthwaite
-
Patent number: 6851013Abstract: A method of programming a memory. The method of one embodiment calls for sending a command to a memory device. The command requests the memory device to enter a program mode. A confirmation of the command is sent. A first address is sent to the memory device. A first packet of data is also sent to the memory device. The first packet of data is to be programmed at the first address. A first write signal is sent to the memory device. A second packet of data is sent to the memory device. A second write signal is sent to the memory device.Type: GrantFiled: December 15, 1999Date of Patent: February 1, 2005Assignee: Intel CorporationInventors: Peter T. Larsen, Lance W. Dover
-
Patent number: 6848040Abstract: Column addresses are generated by a burst controller that includes respective latches for the three low-order bits of a column address. The two higher order bits of the latched address bits and their compliments are applied to respective first multiplexers along with respective bits from a burst counter. The first multiplexers apply the latched address bits and their compliments to respective second multiplexers during a first bit of a burst access, and bits from a burst counter during the remaining bits of the burst. The second multiplexers are operable responsive to a control signal to couple either the latched address bits or their compliments to respective outputs for use as an internal address. The control signal is generated by an adder logic circuit that receives the two low-order bits of the column address.Type: GrantFiled: April 15, 2003Date of Patent: January 25, 2005Assignee: Micron Technology, Inc.Inventor: Duc V. Ho
-
Patent number: 6839285Abstract: An integrated circuit memory includes a FLASH memory including a circuit for recording a word presented on its input without the possibility of recording simultaneously several words in parallel. The integrated circuit memory may include a buffer memory with a sufficient capacity to store a plurality of words, the output of which is coupled to the input of the FLASH memory. A circuit is also included for recording into the buffer memory a series of words to be recorded into the FLASH memory and recording into the FLASH memory the words first recorded into the buffer memory.Type: GrantFiled: December 14, 2000Date of Patent: January 4, 2005Assignee: STMicroelectronics S.A.Inventors: Sébastien Zink, Bruno Leconte, Paola Cavaleri
-
Patent number: 6836837Abstract: There is disclosed a technique for accessing a register file which comprises defining a first register address as a plurality of bits and using said first register address to access said register file generating a second register address by using a sequence of said plurality of bits with at least one of said plurality of bits supplied via a unitary operator, the unitary operator being effective to selectively alter the logical value of said bit depending on its logical value in the first register address, and using said second register address to access said register file. A computer system for carrying out such a technique is also enclosed.Type: GrantFiled: June 19, 2003Date of Patent: December 28, 2004Assignee: Broadcom CorporationInventors: Mark Taunton, Sophie Wilson, Timothy Martin Dobson
-
Publication number: 20040236898Abstract: A burst address arithmetic circuit 113 designates an access start address and a burst length based on an input address signal and a data signal, and calculates an access end address based on the access start address and the burst length. Based on an instruction from an internal control circuit 131A, the burst address arithmetic circuit 113 sequentially updates addresses, counts the number of updates, and outputs each of the updated addresses to an address latch circuit 103. When the updated address matches the address end address and also the number of time of update matches the burst length, the burst address arithmetic circuit 113 terminates its operation. When the updated address matches the last column address among column addresses corresponding to one row address, the burst address arithmetic circuit 113 changes the selection/non-selection state of the chip.Type: ApplicationFiled: July 6, 2004Publication date: November 25, 2004Inventor: Hiroshi Okumura
-
Patent number: 6799246Abstract: A memory interface for connecting a bus to memory comprises an input, a buffer, an address input, a generator, and a writer. The input receives a plurality of data words from the bus. The buffer buffers the data words received from the bus. The address input receives from the bus addresses associated with the plurality of data words. The generator generates a series of addresses in the memory into which the buffered data words may be written. The series of addresses are derived from the received addresses. The writer writes the buffered data words into the memory at the generated addresses.Type: GrantFiled: December 16, 1997Date of Patent: September 28, 2004Assignee: Discovision AssociatesInventors: Adrian P. Wise, Kevin Douglas Dewar, Anthony Mark Jones, Martin William Sotheran, Colin Smith, Helen Rosemary Finch, Anthony Peter J. Claydon, Donald W. Walker Patterson, Mark Barnes, Andrew Peter Kuligowski, William Philip Robbins, Nicholas Birch, David Andrew Barnes
-
Publication number: 20040186950Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: ApplicationFiled: March 31, 2004Publication date: September 23, 2004Inventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Publication number: 20040181646Abstract: An apparatus and method are provided for updating one or more pluralities of pointers (i.e. one or more vector pointers) which are used for accessing one or more pluralities of data elements (i.e. one or more vector data elements) in a multi-ported memory. A first register file holds the vector pointers, a second register file holds stride data, and a plurality of functional units combine data from the second register file with data from the first register file. The results of combining the data are transferred to the first register file and represent updated vector pointers. Furthermore, a third register file is provided for holding modulus selector data to specify the size of a circular buffer for circular addressing.Type: ApplicationFiled: March 14, 2003Publication date: September 16, 2004Applicant: International Business Machines CorporationInventors: Shay Ben-David, Jeffrey Haskell Derby, Thomas W. Fox, Fredy Daniel Neeser, Jaime H. Moreno, Uzi Shvadron, Ayal Zaks
-
Patent number: 6785738Abstract: The invention is a new field in an ARP packet which designates the canonical format of the addresses written into fields such as ar$sha (the source station hardware address) and ar$spa (the source station protocol address) ar$tha (the target station hardware address), ar$tpa (the target station protocol address) so that a receiving station can determine the canonical format used to create these fields. The station receiving the ARP request or ARP response packet can then write its ARP table entry in the correct canonical format for its computer network.Type: GrantFiled: December 23, 1999Date of Patent: August 31, 2004Assignee: Cisco Technology, Inc.Inventor: Devi Prasad Ivaturi
-
Patent number: 6785895Abstract: A request message for transfer across an interface is formed by a method comprising the steps of representing each of a plurality of data chunks to be stored in the message by a respective chunk object, declaring each of the chunk objects as a variable on a program stack, storing a first data chunk in a first area of the message; storing a second data chunk in a second area of the message; and employing the chunk object representing the first data chunk to locate the first data chunk in the course of loading into the first chunk an offset value representing the location of the second chunk, wherein the offset value represents an offset from a base address of the message. The method enables an overloaded deference operator to employ an offset stored in a chunk object on the program stack to locate a particular chunk.Type: GrantFiled: March 23, 2000Date of Patent: August 31, 2004Assignee: Unisys CorporationInventor: Malcolm Stewart Kyle
-
Patent number: 6782447Abstract: A device and corresponding programming instructions are provided that facilitate a circular addressing process. The device is configured to provide an address output that is constrained to lie within specified bounds. When a “circular increment” or “circular decrement” instruction is executed that would cause the address to exceed a bound, the address is reset to the other bound. In a preferred embodiment, the programming instruction also sets condition flags that indicate when the address is at each bound. By providing these “bounds” flags in conjunction with the circular addressing operation, multiple-word data items can be processed efficiently. A base-address of N contiguous words in a memory is loaded into the circular register, and a circular addressing instruction is used to access each word of the N contiguous words in sequence; a bounds flag is set when the last word of the multi-word data item is accessed.Type: GrantFiled: December 17, 1999Date of Patent: August 24, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Farrell L. Ostler, Antoine Farid Dagher
-
Patent number: 6779053Abstract: A method of detecting sequential data transfer requests, includes determining whether a first data transfer request crosses a boundary address, and, if it does, determining if the first data transfer request may be indicated as combinable with subsequent data transfer requests. The method may also include determining whether a previous data transfer request has been indicated as combinable, and if it has been indicated as combinable, determining that a new data transfer request is addressed adjacent to the previous data transfer request.Type: GrantFiled: December 21, 2001Date of Patent: August 17, 2004Assignee: Intel CorporationInventors: Stephen J. Ippolito, Joseph S. Cavallo
-
Patent number: 6779098Abstract: A data processing device includes a memory system capable of a plurality of simultaneous accesses, a plurality of address generators each generating an address for accessing the memory system, an addressing register having a plurality of address registers, a data processing unit providing an operation process to the data read from the memory system, and a control unit controlling operations of the plurality of address generators and the data processing unit. The plurality of address generators can generate addresses from a common value in one address register to simultaneously read data designated by the generated addresses from the memory system.Type: GrantFiled: November 29, 2001Date of Patent: August 17, 2004Assignee: Renesas Technology Corp.Inventors: Hisakazu Sato, Isao Minematsu
-
Publication number: 20040158554Abstract: A technique of logically processing bit maps and character maps describing the attributes and values of computer variable ranges and a variable being tested to determine if a match exists between the variable and one or more ranges. Bit maps define the attributes of each character position of variables and ranges; character maps define which character positions are constrained to a fixed character for each of the ranges. This quick and efficient method of logical processing of maps replaces the known method of examining each character position of a variable individually.Type: ApplicationFiled: February 10, 2003Publication date: August 12, 2004Applicant: International Business Machines CorporationInventor: Douglas Alan Trottman
-
Patent number: 6772271Abstract: A data processing apparatus has a main memory and a plurality of memory banks. A bank switching instruction designating a particular bank address of the first memory bank is stored in an arbitrary memory space in the main memory. A main return instruction designating a particular main address of the main memory is stored in the memory address represented by a particular bank address of the nth memory bank. When the bank switching instruction is read, the readout destination is branched to the first memory bank. Data stored in the first memory bank, the second memory bank, . . . , and the nth memory bank are successively read. When the main return instruction is read from the nth memory bank, the readout destination returns to the main memory.Type: GrantFiled: April 4, 2002Date of Patent: August 3, 2004Assignee: NEC Electronics CorporationInventor: Yasunori Fujii
-
Patent number: 6763447Abstract: A lock-free list for use with a computer system. The lock-free list includes a list storage structure comprising at least two sublists, each of a plurality of list elements being sequentially assignable to one of the at least two sublists in such manner that a plurality of assigned list elements is partitionable across the at least two sublists, an indicator for indicating whether each of the at least two sublists is empty or in use, an indicator for indicating whether a list element is being removed from each of the at least two sublists, an indicator for recording an order of the at least two sublists into which the plurality of assigned list elements are assigned, and an indicator for recording for each of the at least two sublists, a write address location and a read address location.Type: GrantFiled: December 4, 2000Date of Patent: July 13, 2004Assignee: ANTs Software, Inc.Inventors: Clifford L. Hersh, Herbert W. Sullivan
-
Patent number: 6762701Abstract: A non-power-of-two modulo N Gray-code counter (the “Gray-code counter”) and a binary incrementer-decrementer algorithm are disclosed.Type: GrantFiled: December 16, 2002Date of Patent: July 13, 2004Assignee: BroadcomInventor: Hongtao Jiang Jiang
-
Patent number: 6751160Abstract: A memory control apparatus which can effect memory high speed when performing a burst access from a CPU or the like to a memory is provided. When the access from the CPU is started, lower digits of the first address of the burst access are set into a counter. The CPU updates the data at a reading timing. By using the counter, the memory executes the access and the data obtained is stored into a latch. With this method, the data is read out from the memory earlier than conventionally, access can be executed at a high speed.Type: GrantFiled: July 11, 1996Date of Patent: June 15, 2004Assignee: Canon Kabushiki KaishaInventor: Masahiko Murata
-
Patent number: 6748483Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 2, 2003Date of Patent: June 8, 2004Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 6745315Abstract: Controller component (155) of system (100) generates address pattern (902) through employment of one or more parameters (205), to store information (810) at a plurality of parts of storage, for example, one or more instances of banked data memory (140) that are employable with multiprocessing. The one or more parameters (205) are related to the information (810).Type: GrantFiled: August 14, 2001Date of Patent: June 1, 2004Assignee: Motorola Inc.Inventors: David P. Gurney, Vipul Anil Desai
-
Patent number: 6738860Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: May 30, 2003Date of Patent: May 18, 2004Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait