Sequential Addresses Generation Patents (Class 711/218)
-
Publication number: 20040093465Abstract: A distributed data cache includes a number of cache memory units or register files each having a number of cache lines. Data buses are connected with the cache memory units. Each data bus is connected with a different cache line from each cache memory unit. A number of data address generators are connected with a memory unit and the data buses. The data address generators retrieve data values from the memory unit and communicate the data values to the data buses without latency. The data address generators are adapted to simultaneously communicate each of the data values to a different data bus without latency. The cache memory units are adapted to simultaneously load data values from the data buses, with each data value loaded into a different cache line without latency.Type: ApplicationFiled: July 24, 2003Publication date: May 13, 2004Applicant: QuickSilver Technology, Inc.Inventor: Amit Ramchandran
-
Patent number: 6735667Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: May 30, 2003Date of Patent: May 11, 2004Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 6735668Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 2, 2003Date of Patent: May 11, 2004Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Publication number: 20040088490Abstract: A super predictive fetch system and method provides the benefits of a larger word line fill prefetch operation without the penalty normally associated with the larger line fill prefetch operation. Sequential memory access patterns are identified and caused to trigger a fetch of a sequential next line of data. The super predictive fetch operation includes a buffer into which the sequential next line of data is loaded. In one embodiment, the buffer is located in the memory controller. In another embodiment, the buffer is located in the cache controllers.Type: ApplicationFiled: November 6, 2002Publication date: May 6, 2004Inventor: Subir Ghosh
-
Patent number: 6732192Abstract: A system for recording data to a disc shaped record medium. The data is recorded according to a universal disc format employing a hierarchical file system, and data within the hierarchical structure is referenced using pointer information. The pointer information includes a file identifier descriptor and a file entry and is recorded such that the pointer information and its corresponding substantive data are stored at successive addresses.Type: GrantFiled: February 26, 2001Date of Patent: May 4, 2004Assignee: Sony CorporationInventors: Hirofumi Todo, Makoto Yamada
-
Patent number: 6732225Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 2, 2003Date of Patent: May 4, 2004Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 6732226Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: June 2, 2003Date of Patent: May 4, 2004Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 6732224Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: May 30, 2003Date of Patent: May 4, 2004Assignee: Texas Instrument IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 6728828Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of the addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: May 23, 2003Date of Patent: April 27, 2004Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Patent number: 6728829Abstract: A memory circuit (14) having features specifically adapted to permit the memory circuit (14) to serve as a video frame memory is disclosed. The memory circuit (14) contains a dynamic random access memory array (24) with buffers (18, 20) on input and output data ports (22) thereof to permit asynchronous read, write and refresh accesses to the memory array (24). The memory circuit (14) is accessed both serially and randomly. An address generator (28) contains an address buffer register (36) which stores a random access address and an address sequencer (40) which provides a stream of addresses to the memory array (24). An initial address for the stream of addresses is the random access address stored in the address buffer register (36).Type: GrantFiled: May 30, 2003Date of Patent: April 27, 2004Assignee: Texas Instruments IncorporatedInventors: Masashi Hashimoto, Gene A. Frantz, John Victor Moravec, Jean-Pierre Dolait
-
Publication number: 20040073771Abstract: An apparatus and method facilitating memory data access with generic read/write patterns are described. In one embodiment, the method includes the detection, in response to a load instruction, of a cache hit/cache miss of data requested by the load instruction within a re-tiling (RT) cache. When a cache miss is detected, a block of data is loaded into the RT cache according to the load instruction. This block of data will contain the data requested by the load instruction. Once loaded, a non-horizontally sequential access of the data requested by the load instruction is performed from the RT cache. Finally, the data accessed from the RT cache may be stored into a destination data storage device according to the load instruction.Type: ApplicationFiled: October 10, 2002Publication date: April 15, 2004Inventors: Yen-Kuang Chen, Eric Debes, Matthew J. Holliman, Minerva M. Yeung
-
Publication number: 20040068638Abstract: According to one embodiment of the invention, an apparatus is provided which includes a set of comparators to compare each address of flow-change instructions identified in a program against address of the current instruction as the program being executed. Each comparator generates a respective signal having a first value if the address of the respective flow-change instruction matches the address of the current instruction. Target addresses associated with the flow change instructions and a default address of the next instruction are provided as inputs to a multiplexer which selects either the default address or one of the target addresses as the next instruction address, based on the signals generated by the comparators.Type: ApplicationFiled: October 4, 2002Publication date: April 8, 2004Inventors: Carl A. Alberola, Saleem Mohammadali, Bapi Vinnakota
-
Patent number: 6703950Abstract: The present invention comprises a method of Gray encoding/decoding of binary and Gray code sequences that are less than full-length, resulting in a geometrically reduced storage requirement.Type: GrantFiled: September 14, 2001Date of Patent: March 9, 2004Assignee: PMC Sierra, Ltd.Inventor: Cheng Yi
-
Publication number: 20040044873Abstract: Data object management for a range of memory. The range of memory has first and second opposite ends. A plurality of data objects are written to a first contiguous region of memory located at the first end of the range of memory. At least one of the valid data objects of the plurality of data objects are copied to a second contiguous region of memory located at the second end of the range of memory when a reclamation process is requested. The valid data objects copied from the first contiguous region of memory are marked as invalid data in the first contiguous region of memory subsequent to the valid data objects being copied to the second end of the range of memory, and the memory in which invalid data objects in the first contiguous region of memory are located is erased.Type: ApplicationFiled: August 29, 2002Publication date: March 4, 2004Inventors: Wanmo Wong, Roger Louie, John Sasinowski
-
Patent number: 6701423Abstract: An address sequencer circuit for generating addresses for accessing a memory device. The address sequencer includes a plurality of address stages that are coupled together, and also includes a first clock generation circuit that receives an input clock and generates a first clock signal that is coupled to a first portion of the address stages. A second clock generation circuit is provided that receives the input clock and a toggle signal and generates a second clock signal that is coupled to a second portion of the address stages, thereby allowing the first and second portions of address stages to be clocked at different rates.Type: GrantFiled: July 30, 2001Date of Patent: March 2, 2004Assignee: Fujitsu LimitedInventor: Takao Akaogi
-
Patent number: 6687782Abstract: A ROM is provided with sufficient input address terminals for receipt of a unique address for each data storage location, even though the number of ROM input addresses exceeds the capacity of the processor and address bus. A dual mode read operation includes a random address mode for randomly accessing the ROM and a sequential address mode for accessing sequentially stored data strings at a high access rate. A first portion of the bus addresses are allocated as random reading mode bus addresses, the bus addresses having direct correspondence with ROM addresses. Other bus addresses are allocated as sequential reading mode bus addresses for addressing the ROM in sequential ROM address order for reading data. Successive output by the processor of the same sequential reading mode bus address effects application to the ROM of sequentially numbered ROM addresses. The first numbered address of the plurality of the sequential ROM address string is loaded as data into at least one counter.Type: GrantFiled: April 10, 2001Date of Patent: February 3, 2004Assignee: Snap-On Technologies, Inc.Inventor: James M. Normile
-
Patent number: 6684317Abstract: A sequential data packet addressing technique and system, particularly adapted for shared memory output-buffered switch fabrics and related memories, using a ring of successive subaddress generators each assigning addresses for predetermined size data byte packets received in successive time slots, and creating therefrom super packets ordered based on arrival time; and sequentially allocating memory therefor in the shared memory without overlap among the packets and with no holes between adjacent packets, and assigning addresses for the individual packets in the super packets upon the assigning of an address in the memory for each super packet.Type: GrantFiled: December 21, 2001Date of Patent: January 27, 2004Assignee: Axiowave Networks, Inc.Inventors: Xiaolin Wang, Satish Soman, Benjamin Marshall, Subhasis Pal
-
Publication number: 20030229750Abstract: An SDRAM access control section activates a row of an SDRAM when a request is made to access the row in the continuous access mode. The SDRAM access control section outputs a read command or a write command to the SDRAM 300 when a request is made to access the SDRAM 300, without deactivating the accessed row, until a detection signal that detects the last column is asserted. The SDRAM access control section deactivates the accessed row when the detection signal is asserted.Type: ApplicationFiled: December 12, 2002Publication date: December 11, 2003Inventor: Ryohei Higuchi
-
Patent number: 6662288Abstract: A high-function address generating apparatus is realized which generates a memory address that can access a multidimensional area without running over a memory area specified by a user. Continuous addressing domain which is determined by a top address and a final address is set by an addressing domain setting means 101, an address is generated by a two-dimensional address generating means 106, the address in a two-dimensional area is compared with the final address and the top address by a first and a second comparing means 108 and 109, respectively, whether it runs over the addressing domain or not is judged by an address correction means 112, and an address running over is corrected so as to not run over.Type: GrantFiled: June 27, 2001Date of Patent: December 9, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Mana Hamada, Shunichi Kuromaru, Tomonori Yonezawa
-
Publication number: 20030221084Abstract: An interleaver circuit architectures which utilizes the relationship between intra-row elements in a matrix, in order to simplify the MOD computations necessary in an interleaver. The interleaver calculates a subset of results, stores those results, performs operations on the stored results in order to obtain new results, then updates at least some of the old results with the new results for the next column operation. The interleaver address is then calculated row by row. By storing only a subset of the results and replacing old results with new results, the interleaver can calculate the interleaver address “on the fly” in one clock cycle with very little delay. The interleaver may also require less power and smaller substrate surface area.Type: ApplicationFiled: May 24, 2002Publication date: November 27, 2003Inventor: Gongyu Grace Zhou
-
Patent number: 6643744Abstract: An audio system includes a memory storing audio data and an audio signal processor for processing the audio data. Addressing circuitry addresses the memory and a pre-fetch storage area stores data for a current address and for one or more following addresses to hide memory access latency during address changes of the addressing circuitry.Type: GrantFiled: August 23, 2000Date of Patent: November 4, 2003Assignee: Nintendo Co., Ltd.Inventor: Howard H. Cheng
-
Publication number: 20030182533Abstract: The invention provides a protocol cycle during which a memory address and all the data bytes to be written are transmitted, and the writing process is carried out only once for all the transmitted data bytes, by writing a first byte in the memory sector corresponding to a first address generated by resetting to zero the 2 least significant bits of the transmitted address and all the other transmitted bytes in successive addresses. The method includes writing a certain number N of data bytes, in consecutive memory addresses in a memory array of a memory device, and includes unprotecting the memory sectors in which data are to be written, communicating the programming command to the memory device, communicating to the memory device the bits to be stored and specifying a relative memory address of a sector to write in, and writing the data bits in the memory.Type: ApplicationFiled: February 21, 2003Publication date: September 25, 2003Applicant: STMicroelectronics S.r.I.Inventors: Salvatore Poli, Paolino Schillaci, Salvatore Polizzi
-
Publication number: 20030163665Abstract: An an address generator generates a read address. It is detected whether the generated read address is continuous to the read address previously generated. A cache unit control circuit controls the read data to be directly output to a requester of the read data without passing the read data through a cache RAM, if a cache miss occurs, and if it has been detected that the two addresses are continuous.Type: ApplicationFiled: January 31, 2003Publication date: August 28, 2003Applicant: FUJITSU LIMITEDInventors: Fumihiko Hayakawa, Hiroshi Okano
-
Publication number: 20030149849Abstract: An interleaving apparatus and method for a communication system which can be applied to determine a new interleaver size N′=2m×(j+1) and addresses of 0 to N′−1, if a given interleaver size N is larger than 2m×j and smaller than 2m×(j+1), where m represents a first parameter indicating a number of consecutive zero bits from a least significant bit (LSB) to a most significant bit (MSB), and j represents a second parameter corresponding to a decimal value other than said consecutive zero bits. The interleaving apparatus and method sequentially stores N input data bits in an interleaver memory with the new interleaver size N′ from an address 0 to an address N−1. The interleaving apparatus and method then executes a Partial Bit Reversal(PBRO)-interleaving the memory with the new interleaver size N′, and reads data from the memory by deleting addresses corresponding to addresses of N to N′−1 of the memory before interleaving.Type: ApplicationFiled: January 9, 2003Publication date: August 7, 2003Inventors: Min-Goo Kim, Sang-Hyuck Ha
-
Patent number: 6601156Abstract: A system is described which uses a burst access memory and a memory controller to anticipate the memory address to be used in future data read operations as requested by a microprocessor. Either the memory controller or the memory device initiates a burst read operation starting at a memory address generated thereby. The microprocessor can, therefore, wait to initiate a data read without suffering a time delay.Type: GrantFiled: April 8, 2002Date of Patent: July 29, 2003Assignee: Micron Technology, Inc.Inventor: Greg A. Blodgett
-
Patent number: 6601157Abstract: There is disclosed a technique for accessing a register file which comprises defining a first register address as a plurality of bits and using said first register address to access said register file generating a second register address by using a sequence of said plurality of bits with at least one of said plurality of bits supplied via a unitary operator, the unitary operator being effective to selectively alter the logical value of said bit depending on its logical value in the first register address, and using said second register address to access said register file. A computer system for carrying out such a technique is also enclosed.Type: GrantFiled: November 1, 2000Date of Patent: July 29, 2003Assignee: Broadcom CorporationInventors: Mark Taunton, Sophie Wilson, Timothy Martin Dobson
-
Patent number: 6584556Abstract: A two-stage, pipelined modulo address generator (MAG) (30′) for generating from a current pointer into a circular buffer of size L, a next pointer into the buffer, is comprised of a pointer generation stage (32′) and a modulo correction and pointer selection stage (34′), each adapted to operate in a selected one of two modes. In the first operating mode: the pointer generation stage (32′) generates a sequential pointer which is a selected offset from the current pointer; and the modulo correction and pointer selection stage (34′) generates, modulo L, a modulo corrected sequential pointer, and provides as the next pointer the sequential pointer, if it is in the buffer, and the modulo corrected sequential pointer, otherwise.Type: GrantFiled: March 28, 2000Date of Patent: June 24, 2003Assignee: Analog Devices, Inc.Inventor: David B. Witt
-
Patent number: 6584514Abstract: In a digital signal processing unit, addressing apparatus implements a multiplicity of addressing modes. The addressing modes include a circular buffer memory mode, a frame mode, and a sorting mode. To increase the speed of the address modification, the index, the index in the presence of a positive wrap-around, and the index in the presence of negative wrap-around are determined together. Other apparatus determines the addressing mode and provides control signals for the selection of the correct index. The correct index is combined with the base address to provide the next new address.Type: GrantFiled: September 27, 2000Date of Patent: June 24, 2003Assignee: Texas Instruments IncorporatedInventor: Patrick J. Smith
-
Patent number: 6574707Abstract: A memory interface (15) and method of use implements a cache (14) bursting addressing technique which begins a read of main memory (16) in a wrap around mode before automatically switching into a linear addressing mode. The use of two modes which automatically change eliminates an access delay to the main memory when switching modes and optimizes system performance by providing a most critical word first in a first cache line fill and advancing to a sequential address following the first cache line. The sequential address has a higher probability of next use by the processor than any other address. The automatic mode change may be overridden by the memory interface.Type: GrantFiled: May 7, 2001Date of Patent: June 3, 2003Assignee: Motorola, Inc.Inventor: Craig D. Shaw
-
Patent number: 6571313Abstract: A memory for searching information through prefix analysis, in particular for building routing tables for nodes of high speed communication networks, such as Internet network, has a memory element which stores a set of information items each associated with a mask information indicative of the number of significant characters in the respective prefix and with a target information. For the implementation of a search criterion based on the longest prefix match, each cell comprises an information field that provides either an address of a next row for the continuation of a search or an information relating to a target reached, and a pair of flags (GO, TARGET) specifying the contents of the information field.Type: GrantFiled: October 20, 1999Date of Patent: May 27, 2003Assignee: Telecom Italia Lab S.P.A.Inventors: Enrica Filippi, Viviana Innocenti
-
Patent number: 6553448Abstract: A technique for encoding index values of asynchronous pointers for a non-power-of-two sized buffer that supports the unit distance property. The technique includes converting N+1 pointer index values corresponding to index locations 0 through N of the buffer from the natural binary-coded decimal format to a unit distance code format such as the gray code, adding a 0 bit in the MSB position of each of the N+1 converted pointer index values, adding a first pointer index value at index location N+1 equal to the pointer index value at index location N except that a 1 bit replaces the 0 bit in the MSB position, and adding a plurality of pointer index values at index locations greater than N+1 but less than or equal to N+n+1 that are equal to the first added pointer index value, where “n” equals the number of bits in each pointer index value prior to conversion.Type: GrantFiled: March 1, 2001Date of Patent: April 22, 2003Assignee: 3Com CorporationInventor: David James Mannion
-
Publication number: 20030070051Abstract: Methods and apparatus for accessing flash memory in a continued burst mode are provided. The apparatus includes a processor for executing instructions including memory access instructions, the processor generating a next access signal that indicates if a next memory access is in sequence with a current memory access, a memory having a continued burst mode of operation, and a bus interface for controlling access to the memory in response to the memory access instructions. The bus interface unit enables the continued burst mode of the memory while the next access signal is asserted.Type: ApplicationFiled: August 29, 2002Publication date: April 10, 2003Inventors: Joern Soerensen, Paul D. Krivacek, Michael S. Allen, Mark A. Banse
-
Patent number: 6546384Abstract: A format structure for storing retrievable data on a sequential data storage medium, which includes in an exemplary embodiment a start field for indicating the start of a data file, an index field for storing indexing data respecting the data file, and a data field. Stored encoded data on the storage medium can use the last file written on the storage medium to create indexing data that can be stored alongside the data files as they written so that each sequential data storage medium remains fully indexed.Type: GrantFiled: February 8, 2002Date of Patent: April 8, 2003Assignee: Kom Networks Inc.Inventors: Kamel Shaath, Richard Freeman
-
Patent number: 6519692Abstract: A processor coupled to a memory for providing a pointer in order to access a corresponding memory address, the pointer being updated by adding a predetermined increment according to logic integral with the processor. A method is disclosed for updating the pointer to a value other than that dictated by the processor logic so as to access an arbitrary memory address dictated by an application program accessing the processor. The method comprises disabling the logic in respective of the pointer, processing the application program so as generate a successive memory address for accessing the memory, and setting the pointer to the successive memory address instead of incrementing the pointer by the predetermined increment dictated by the logic.Type: GrantFiled: August 30, 1999Date of Patent: February 11, 2003Assignee: D.S.P. Group Ltd.Inventors: Moshe Sheier, Batsheva Ovadia, Yael Gross, Ronen Peretz
-
Patent number: 6519691Abstract: A non-volatile memory system having a memory controller, an array of memory cells and a memory operation manager. The operation manager carries out memory program, read and erase operation upon receipt of program, read and erase instruction from the controller, typically over a system bus. The address block circuitry is provided in the manager which is capable of performing an memory operation on a single address or on multiple addresses depending upon the state of the address block circuitry as determined by the controller. Multiple addresses can be generated based upon a single address provided by the controller so that sectors of the memory can be programmed or read thereby simplifying memory operations and reducing the overhead of the memory controller.Type: GrantFiled: May 11, 2001Date of Patent: February 11, 2003Assignee: Micron Technology, Inc.Inventors: Vinod C. Lakhani, Robert D. Norman, Christophe J. Chevallier
-
Publication number: 20030028748Abstract: A circuit for recording digital waveform data includes (a) a first counter which counts the number of data constituting a first data sequence including a plurality of data different from one another, (b) a second counter which counts the number by which the same data is repeated to constitute a second data sequence, (c) a memory which stores all of data constituting the first data sequence and one of data constituting the second data sequence in this order together with the number counted by the first counter and the number counted by the second counter, and (d) a controller which transmits an address signal to said memory, and controls operation of the first and second counters.Type: ApplicationFiled: August 1, 2002Publication date: February 6, 2003Applicant: NEC CorporationInventor: Hiroyuki Igura
-
Patent number: 6516401Abstract: The present invention provides, at a lower cost, a highly reliable data reading method and data reading apparatus that can improve backward sequential reading performance. The disk drive is provided with a magnetic disk and a control section having an HDC, a RAM, an MPU controlling the operation of the entire HDD, including control of the HDC, a ROM, and an I/F for connecting to an external host device. The control section executes a backward reading detection step that detects backward reading, a step of receiving a command that reads a block of a first length from a first LBA, a step that reads a block of the first length from the first LBA when backward reading is detected, and a step that pre-fetches a second block from a second LBA smaller than the first LBA; when backward reading is detected, upon completion of the reading of data from the disk, the reading of data predicted to be requested by the next command begins immediately.Type: GrantFiled: April 6, 2001Date of Patent: February 4, 2003Assignee: International Business Machines CorporationInventors: Ryoji Fukuhisa, Hirofumi Saitoh, Shoichi Hirashita, Minoru Hashimoto
-
Patent number: 6505288Abstract: A digital signal processor capable of performing matrix operations, by which it is possible to use a method of matrix representation for the instruction level of the digital signal processor in order to effectively process a large amount of data, is provided.Type: GrantFiled: August 16, 2000Date of Patent: January 7, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-rang Jang, Hyun-woo Park, Jin-ckuc Cho
-
Publication number: 20020188820Abstract: A comparison circuit compares a burst access request from a bus controller with an access mode that is supported by an external memory device and that is set in a device information setting register. When the burst access request does not match the access mode that is supported by the external memory device, a control signal generation circuit accesses the external memory device in an access mode different from that of the burst access request from the bus controller. At this time, the control signal generation circuit controls the external memory device so that the data is output to the bus controller in the order corresponding to the burst access request from the bus controller. This enables the bus controller to read the correct data according to the burst access request.Type: ApplicationFiled: April 29, 2002Publication date: December 12, 2002Applicant: Mitsubishi Denki Kabushiki KaishaInventor: Maiko Taruki
-
Patent number: 6493815Abstract: An interleaving method comprises storing input data in a memory according to a sequential address; providing a virtual address determined by adding a predetermined value to a size of the input data so that a partial bit reversal ordering interleaving rule is satisfied; matching the virtual address to an address interleaved according to the interleaving rule; and reading the input data from the memory using an address other than the address corresponding to the specific value, out of the interleaved addresses.Type: GrantFiled: December 27, 1999Date of Patent: December 10, 2002Assignee: Samsung Electronics, Co., Ltd.Inventors: Min Goo Kim, Beong-Jo Kim, Young-Hwan Lee
-
Patent number: 6484231Abstract: A memory device is provided that latches a plurality of data larger than a number of input or output bits and sequentially controls the transmission of the data for input/output preferably using a higher speed clock. The memory device can be a synchronous SRAM circuit that includes a control unit outputting a burst mode signal, an address decoder receiving an externally inputted address signal and the burst mode signal, outputting an internal address signal and a block coding signal, and a counter enabled by the burst mode signal and counting the block coding signal and outputting a coding signal. A multiplexer receives cell data from a plurality of sense amplifiers of the sense amplifier to concurrently latch the plurality of cell data having a prescribed number of bits larger than the number of external input and output bits and outputs one cell data among a plurality of the cell data in accordance with the coding signal. The latched data can be sequentially output to the outside using the counter.Type: GrantFiled: June 22, 1999Date of Patent: November 19, 2002Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Kyung Saeng Kim
-
Publication number: 20020129219Abstract: A memory implementing an incremental address counter is sequentially read. An address jump includes detecting an address jump signal, incrementing the incremental address counter, and reading the content of the memory at the incremented address. The content read at the incremented address is transferred into the incremental address counter, and the content of the memory is read at the address contained in the incremental address counter.Type: ApplicationFiled: February 22, 2002Publication date: September 12, 2002Applicant: STMicroelectronics S.A.Inventor: Yvon Bahout
-
Patent number: 6449681Abstract: A buffer access control circuit to access a buffer which is divided into an upper buffer and a lower buffer which are assigned the same address and a memory unit including the buffer access control circuit. The buffer access control circuit includes latch circuits which store data in response to upper and lower buffer access signals, and a first detection circuit which detects whether data latched by the latch circuits match. A modifying circuit inputs data to the first and second latches or inputs inverted data to the first and second latches when one of the upper and lower buffer access signals is generated and the detection circuit detects a match. In this manner, the buffer access control circuit is used to update an address one by one, without the use of a delay circuit when consecutively accessing the upper and lower buffers.Type: GrantFiled: November 21, 2001Date of Patent: September 10, 2002Assignee: Fujitsu LimitedInventors: Shinkichi Gama, Takeshi Nagase, Yoshiki Okumura, Tomohiro Hayashi, Yoshihiro Takamatsuya
-
Patent number: 6430666Abstract: A linked list memory (8) having an address generator (19) used during initial processing and a method for assigning addresses to lists corresponding to devices using a common memory (10). When the address generator (19) has assigned each address location once, a free list is used to track available addresses. The free list is not used until all addresses have been assigned once. In one embodiment, a counter (22) is incremented each time an address is assigned, where the value of counter (22) provides the address for a write operation. The counter (22) is not effected by requests to read from memory. The free list is not used until the counter (22) has been used to assign all addresses in the memory (10).Type: GrantFiled: August 24, 1998Date of Patent: August 6, 2002Assignee: Motorola, Inc.Inventor: Alan Scott Roth
-
Patent number: 6430668Abstract: An improved address translation method and mechanism for memory management in a computer system is disclosed. A segmentation mechanism employing segment registers maps virtual addresses into a linear address space. A paging mechanism optionally maps linear addresses into physical or real addresses. Independent protection of address spaces is provided at each level. Information about the state of real memory pages is kept in segment registers or a segment register cache potentially enabling real memory access to occur simultaneously with address calculation, thereby increasing performance of the computer system.Type: GrantFiled: January 10, 2001Date of Patent: August 6, 2002Assignee: Transmeta CorporationInventor: Richard Belgard
-
Patent number: 6408374Abstract: A hashing method and apparatus uses a hash function that can be modified in real time by a hash control code. The hash function involves the combining together of multiple bit-shifted versions of a multi-bit input to produce a transformed value from which the hash output is formed. The hash control code is used to set the number of input versions used to produce the transformed value and their respective degrees of bit-shifting. The hashing method and apparatus may be used in executing processor branch instructions where the identity of an item to be accessed occupies a search space that varies in size and degree of population between different branch instructions.Type: GrantFiled: April 30, 1999Date of Patent: June 18, 2002Assignee: Hewlett-Packard CompanyInventors: Costas Calamvokis, Aled Justin Edwards
-
Patent number: 6405267Abstract: A system and method for increasing effective bus bandwidth in communicating with a graphics device. Graphics commands and associated parameters are written into a contiguous region of system memory and transmitted in a weakly ordered fashion over a bus to a graphics device. The graphics device reorders the incoming data into the same order as which the data was written into the contiguous region of system memory, thereby allowing the use of order dependent encoded commands with the weakly ordered bus interface.Type: GrantFiled: January 22, 1999Date of Patent: June 11, 2002Assignee: S3 Graphics Co., Ltd.Inventors: Randy X. Zhao, Chien-Te Ho, Steve Fong
-
Patent number: 6405280Abstract: A system and method for providing a burst sequence of data in a desired data ordering in response to a request packet. The burst sequence of data includes a plurality of data blocks and the request packet includes one or more data ordering bits which define a data ordering. The system includes one or more random access memory modules. Each random access memory module includes a memory array having a plurality of memory cells organized in an array of rows and columns, a row address decoder connected to the memory array for generating a row address which addresses one of the rows of the memory array, and a column address decoder connected to the memory array for generating a column address which addresses one of the columns of the memory array.Type: GrantFiled: June 5, 1998Date of Patent: June 11, 2002Assignee: Micron Technology, Inc.Inventor: Kevin J. Ryan
-
Publication number: 20020069350Abstract: An apparatus and method for executing block data transfer instruction inside a processor. The apparatus is capable of finding out the registers and their corresponding addresses that must be processed from the decode information of a register list. By processing the data in the specified registers only, program code as well as memory access cycles can be reduced and performance of the processor can be improved.Type: ApplicationFiled: December 28, 2000Publication date: June 6, 2002Inventors: Calvin Guey, Shyh-An Chi, Yu-Min Wang
-
Patent number: 6401186Abstract: A system is described which uses a burst access memory and a memory controller to anticipate the memory address to be used in future data read operations as requested by a microprocessor. Either the memory controller or the memory device initiates a burst read operation starting at a memory address generated thereby. The microprocessor can, therefore, wait to initiate a data read without suffering a time delay.Type: GrantFiled: July 3, 1996Date of Patent: June 4, 2002Assignee: Micron Technology, Inc.Inventor: Greg A. Blodgett