Patents Represented by Attorney Edel M. Young
-
Patent number: 6653673Abstract: A programmable capacitor in an integrated circuit (IC) comprises a conductive line located parallel to an interconnect. When a bias voltage is applied to the conductive line, a parasitic capacitance is created between the interconnect and the conductive line. By properly sizing and locating the conductive line, a desired capacitance can be coupled to the interconnect. A bias control circuit can apply or remove the bias voltage from the conductive line, thereby enabling the capacitance to be coupled or decoupled, respectively, from the interconnect. Because of its simple construction, multiple capacitive structures can be formed around a single interconnect to provide capacitive adjustment capability. By changing the number of conductive lines to which the bias voltage is applied, the total capacitance provided by the multiple capacitive structures can be varied. A feedback loop can be incorporated to provide adjustment during IC operation.Type: GrantFiled: March 12, 2001Date of Patent: November 25, 2003Assignee: Xilinx, Inc.Inventor: Stephen M. Trimberger
-
Patent number: 6651238Abstract: Fault coverage for the programmable interconnect of a programmable logic device (PLD) is provided. A user's design is modeled, thereby determining the programmable interconnect path in the device. The user's logic design is then modified, thereby facilitating the detection of faults. Specifically, any function generators in the PLD are implemented as predetermined logic gates, thereby forming a logic gate tree design. The synchronous elements in the user's design are preserved and transformed, if necessary, to provide controllability. Then, a vector can be exercised in the new design. A first readback of the PLD can be compared to a second readback of a fault-free model of the design.Type: GrantFiled: April 17, 2001Date of Patent: November 18, 2003Assignee: Xilinx, Inc.Inventors: Robert W. Wells, Robert D. Patrie, Eric J. Thorne, Michael M. Matera
-
Patent number: 6651199Abstract: A trigger circuit for an In-System Programmable (ISP) memory device that operates with a JTAG interface. The trigger circuit receives instruction signals from the JTAG control circuitry, and limits the duration of these instruction signals to avoid erroneously repeating ISP programming operations. The trigger circuit includes a first logic circuit, a delay circuit, and a second logic circuit. The first logic circuit generates a logic high output when both the JTAG RUN-TEST and a program instruction signal are simultaneously asserted, and causes the second logic circuit to toggle the limited duration instruction signal into a logic high state. The delay circuit also detects the simultaneous assertion of the JTAG RUN-TEST and a program instruction signal, and generates a cancellation signal after a predetermined number of clock cycles. The cancellation signal causes the second logic circuit to toggle the limited duration instruction signal into a logic low state.Type: GrantFiled: June 22, 2000Date of Patent: November 18, 2003Assignee: Xilinx, Inc.Inventor: Farshid Shokouhi
-
Patent number: 6645802Abstract: An ESD protection circuit includes a bipolar transistor, a resistor, and a zener diode formed on and within a semiconductor substrate. The resistor extends between the base and emitter regions of the transistor so that voltage developed across the resistor can turn on the transistor. The zener diode is formed in series with the resistor and extends between the base and collector regions of the transistor. Thus configured, breakdown current through the zener diode, typically in response to an ESD event, turns on the transistor to provide a nondestructive discharge path for the ESD. The zener diode includes anode and cathode diffusions. The cathode diffusion extends down into the semiconductor substrate in a direction perpendicular to the substrate. The anode diffusion extends down through the cathode diffusion into the semiconductor substrate. The anode diffusion extends down further than the cathode diffusion so that the zener diode is arranged vertically with respect to the substrate.Type: GrantFiled: June 8, 2001Date of Patent: November 11, 2003Assignee: Xilinx, Inc.Inventors: Sheau-Suey Li, Shahin Toutounchi, Michael J. Hart, Xin X. Wu, Daniel Gitlin
-
Patent number: 6638852Abstract: A structure and method to prevent barrier failure is provided. The present invention replaces a standard titanium-nitride (TiN) barrier metal layer with two separately-formed TiN layers. The two TiN layers provide smaller, mismatched grain boundaries. During subsequent tungsten deposition using WF6, the WF6 finds it difficult to penetrate through the mismatched grain boundaries, thereby minimizing any possibility of “tungsten volcano”. One embodiment includes a native or a grown oxide formed between the two TiN layers, thereby providing yet another diffusion barrier to the WF6 and acting as a glue layer between the two TiN layers. The present invention provides a thin and strong barrier metal layer with minimal barrier failures.Type: GrantFiled: September 17, 2001Date of Patent: October 28, 2003Assignee: Xilinx, Inc.Inventor: James Karp
-
Patent number: 6631520Abstract: A method is disclosed for selectively overlaying portions of a default firmware code for a microcontroller of an FPGA interface device. The FPGA interface device includes a microcontroller, an on-board FPGA, and a memory having first and second pages. Upon initial power-up of the interface device, the default firmware code is loaded into the first memory page. Thereafter, the microcontroller executes instructions received from a host system using the firmware code loaded in the first memory page. Where it is desired to update or modify the firmware code, an overlay code is stored in the second memory page. The overlay code corresponds to selected portions of the default firmware code. Overlay flags are asserted for each of the selected portions of the default firmware code for which a corresponding overlay code is loaded in the second memory page.Type: GrantFiled: May 14, 1999Date of Patent: October 7, 2003Assignee: Xilinx, Inc.Inventors: Conrad A. Theron, Donald H. St. Pierre, Jr.
-
Patent number: 6630838Abstract: A method for dynamically burn-in testing a PLD by either configuring or fabricating the PLD to implement a self-executing logic operation that automatically and repeatedly turns on and off selected transistors of the PLD using only static test signals. The self-executing logic operation implemented by the PLD includes a driving logic function (e.g., an oscillator) and a driven logic function (e.g., a counter). The PLD is placed on a conventional load board and heated in a conventional oven while static test signals are applied to selected terminals of the PLD through the load board, thereby causing the PLD to implement the self-executing logic operation.Type: GrantFiled: January 23, 2001Date of Patent: October 7, 2003Assignee: Xilinx, Inc.Inventor: Barry Wong
-
Patent number: 6631508Abstract: A method and apparatus for developing placement characteristics of a circuit design in conjunction with developing functional aspects of the circuit. In various embodiments, an application programming interface (API) is programmed in a hardware definition language (HDL). The API provides placement directives that can be called from the HDL code that defines functional characteristics of the circuit. The API can also be used in a testbench in order to analyze both the functional and physical placement characteristics of the design. Since the API is programmed in HDL, the placement generated during the implementation phase is the same as the placement analyzed during functional simulation.Type: GrantFiled: June 7, 2000Date of Patent: October 7, 2003Assignee: Xilinx, Inc.Inventor: Anthony D. Williams
-
Patent number: 6629308Abstract: Method and circuits to create reduced field programmable gate arrays (RFPGA) from the configuration data of field programmable gate arrays (FPGA) are disclosed. The configurable elements of the FPGA are replaced with standard cell circuits that reproduce the functionality of the configured FPGA. Specifically, reduced logic blocks are derived from the configuration data of configurable logic blocks. Similarly, reduced input/output blocks and reduced matrices are derived from the configuration data for input/output blocks and programmable switch matrices of the FPGA, respectively. The reduced logic.blocks are arranged in a similar layout to the original CLBs so that timing relationships remain similar in the RFPGA and FPGA. The actual timing of the RFPGA can be modified by increasing or decreasing the timing delay on various signal paths based on the FPGA design or additional timing constraints.Type: GrantFiled: July 13, 2000Date of Patent: September 30, 2003Assignee: Xilinx, Inc.Inventor: Glenn A. Baxter
-
Patent number: 6625788Abstract: A method and system for converting an architecture-specific design of a first type into an architecture-specific design of a second type such that race conditions and other anomalies are detected in the second type. By identifying routing delays in a first architecture and what those same routing delays would be in a second architecture, the method and system verify that a design has been properly converted. The method and system are applicable to the conversion of programmable interconnect logic devices to mask programmable logic devices. For example, a method for verifying timing for a design implemented in a new device when the design is to be moved from an old device. The method is particularly useful for verifying timing in a mask programmable device (HardWire) when the design is being converted from a field programmable device (FPGA).Type: GrantFiled: December 19, 2000Date of Patent: September 23, 2003Assignee: Xilinx, Inc.Inventors: Mehul Vashi, Kiran Buch
-
Patent number: 6625795Abstract: A method and apparatus for placement into a programmable gate array of I/O design objects having different I/O attributes. The I/O attributes of an I/O design object define the electrical characteristics of the design object. The programmable gate array has a plurality of sites (IOBs) arranged into banks supporting a variety of electrical interface characteristics. In an example embodiment, I/O design objects are placed into IOBs of the programmable gate array by first performing simulated annealing that considers conflicts between I/O attributes of I/O design objects as placed into the IOBs. Then, a bipartite matching is performed using placement results from simulated annealing. Finally, if the bipartite matching does not produce a feasible placement, sets of I/O attributes are assigned to the banks based on the previous placement results, and the bipartite matching process is repeated.Type: GrantFiled: May 25, 2001Date of Patent: September 23, 2003Assignee: Xilinx, Inc.Inventors: Jason H. Anderson, James L. Saunders, Madabhushi V. R. Chari, Sudip K. Nag, Rajeev Jayaraman
-
Patent number: 6621296Abstract: A fast, space-efficient lookup table (LUT) for programmable logic devices (PLDs) in which the write decoder, read decoder and memory block of the LUT are modified to improve performance while providing a highly efficient layout. Both the write decoder and the read decoder are controlled by LUT input signals, and data signals are transmitted directly to each memory circuit of the memory block (i.e., without passing through the write decoder). The read decoder includes a multiplexing circuit made up of a series of multiplexers that are directly controlled by the input signals received from the interconnect resources of the PLD. In one embodiment, a configurable logic block is provided with a single write decoder that is shared by a first LUT and a second LUT.Type: GrantFiled: November 15, 2002Date of Patent: September 16, 2003Assignee: Xilinx, Inc.Inventors: Richard A. Carberry, Steven P. Young, Trevor J. Bauer
-
Patent number: 6621289Abstract: During the development of process parameters for fabricating an integrated circuit, a test circuit is provided on the wafer that provides rapid identification of process problems. Open circuits are identified by sequentially connecting one end of the conductive paths to the signal source and measuring the current at the other end. Short circuits are identified by sequentially connecting first conductive paths to the signal source and measuring the current generated in the second conductive paths. The location of breaks in the first conductive paths is identified by systematically bypassing sections of the first conductive paths, thereby facilitating failure analysis.Type: GrantFiled: June 28, 2001Date of Patent: September 16, 2003Assignee: Xilinx, Inc.Inventor: Martin L. Voogel
-
Patent number: 6618686Abstract: A system and method for testing a circuit implemented on a programmable logic device. A host processor is coupled to the programmable logic device via an interface device, which has a plurality of signal pins for configuring the programmable logic device. Selected pins of the interface device are connected to selected input pins of the programmable logic device. Test vectors from the host processor are applied to the selected input pins of the programmable logic device via the interface device, and the states of one or more signals appearing on one or more output pins of the device are analyzed.Type: GrantFiled: May 14, 1999Date of Patent: September 9, 2003Assignee: Xilinx, Inc.Inventor: Chakravarthy K. Allamsetty
-
Patent number: 6617887Abstract: A differential comparator having offset correction and common mode control for providing stable op amp output that changes only due to the original inputs coming into the comparator. The difference comparator has increased common-mode difference tolerance, and large op-amp offset tolerance, as well as fast decision time.Type: GrantFiled: December 30, 2002Date of Patent: September 9, 2003Assignee: Xilinx, Inc.Inventor: Michael A. Nix
-
Patent number: 6611477Abstract: A circuit measures the signal propagation delay through a selected test circuit. The test circuit is provided with a feedback path so that the test circuit and feedback path together form a free-running oscillator. The oscillator then automatically provides its own test signal that includes alternating rising and falling signal transitions on the test-circuit input node. A phase discriminator samples the output of the oscillator and accumulates data representing the signal propagation delay of either rising or falling signal transitions propagating through the test circuit. The worst-case delay associated with the test circuit can then be expressed as the longer of the two. Knowing the precise worst-case delay allows IC A designers to minimize the guard band and consequently guarantee higher speed performance.Type: GrantFiled: April 24, 2002Date of Patent: August 26, 2003Assignee: Xilinx, Inc.Inventors: Gil A. Speyer, David L. Ferguson, Daniel Y. Chung, Robert D. Patrie, Robert W. Wells, Robert O. Conn
-
Patent number: 6603331Abstract: A CPLD employs a low-voltage, non-degenerative transmitter circuit to eliminate the need for a dedicated control pin to provide the relatively high voltage levels required to verify the program states of programmable memory cells. Eliminating the need for a dedicated control pin frees up valuable chip real estate for the inclusion of an additional general-purpose input/output pin.Type: GrantFiled: December 18, 2001Date of Patent: August 5, 2003Assignee: Xilinx, Inc.Inventors: Henry A. Om'Mani, Thomas J. Davies, Jr.
-
Patent number: 6601227Abstract: Optimal routing line segments and associated buffers are pre-engineered for each family of ASIC chips by simulating wires segments of various lengths using distributed resistance and capacitance wire models, and by estimating crosstalk from neighboring line segments. During ASIC design, space is reserved on the ASIC substrate for fabricating the buffers, which are selectively connected by local metal and diffusion structures to form long distance interconnections. Signals are passed from an ASIC circuit structure to a selected long distance interconnection by connecting an output terminal of the ASIC structure either to the input terminal of a buffer located at one end of the interconnection, or by connecting the output terminal directed to a line segment of the interconnection.Type: GrantFiled: June 27, 2001Date of Patent: July 29, 2003Assignee: Xilinx, Inc.Inventor: Stephen M. Trimberger
-
Patent number: 6594797Abstract: Described are methods and circuits for accurately placing signal transitions, or “edges,” simultaneously on two or more pins of an integrated circuit (IC). A conventional tester is connected to an integrated circuit, such as a programmable logic device. The integrated circuit is adapted to include a coincidence detector that compares the timing of edges on two input pins of the integrated circuit. The coincidence detector indicates when the two edges are coincident, allowing an operator of the tester to adjust the tester to establish coincidence. The amount of offset necessary to provide coincident edges is stored in a database for later use in deskewing edges used in subsequent tests. The integrated circuit can be a programmable logic device configured to include one or more coincidence detectors with which to place edges relative to one another on different pins.Type: GrantFiled: March 9, 2000Date of Patent: July 15, 2003Assignee: Xilinx, Inc.Inventors: Rick W. Dudley, Jae Cho, Robert D. Patrie, Robert W. Wells
-
Patent number: 6590826Abstract: A self-addressing FIFO for transferring data between clock domains while avoiding the necessity of using a clock tree stores address information as bits of a data word and uses these bits to generate the next address, thus eliminating loading the clock signal with a separate counter. While data must be valid at the clock edges and the clock period still needs to be controlled, clock skew is not an issue and therefore general purpose routing may be used for the input or output clock. Users may input or output data to external devices without ever using on-board global clock resources.Type: GrantFiled: January 22, 2002Date of Patent: July 8, 2003Assignee: Xilinx, Inc.Inventor: Nicholas J. Sawyer