Patents Represented by Attorney Heller Ehrman

Find this attorney in the Justia Lawyer Directory

  • Production of humanized antibodies in transgenic animals
    Patent number: 7129084
    Abstract: This invention relates to humanized antibodies and antibody preparations produced from transgenic non-human animals. The non-human animals are genetically engineered to contain one or more humanized immunoglobulin loci which are capable of undergoing gene rearrangement and gene conversion in the transgenic non-human animals to produce diversified humanized immunoglobulins. The present invention further relates to novel sequences, recombination vectors and transgenic vectors useful for making these transgenic animals. The humanized antibodies of the present invention have minimal immunogenicity to humans and are appropriate for use in the therapeutic treatment of human subjects.
    Type: Grant
    Filed: August 3, 2001
    Date of Patent: October 31, 2006
    Assignee: Therapeutic Human Polyclonals, Inc.
    Inventors: Roland Buelow, Josef Platzer, Wim van Schooten, Jens-Ulrich Buelow
  • Fuse circuit
    Patent number: 7129768
    Abstract: A fuse circuit comprises a plurality of enable fuse units and a plurality of fuse sets. Current flows at a reset mode in the plurality of enable fuse units, and the flowing of current is controlled by enable signals outputted from the plurality of enable fuse units in the plurality of fuse sets. In the fuse circuit, a fuse set connected to the end of the enable fuse unit whose fuse is disconnected selectively performs a reset operation, thereby reducing peak current to decrease the whole current consumption.
    Type: Grant
    Filed: June 30, 2004
    Date of Patent: October 31, 2006
    Assignee: Hynix Semiconductor Inc.
    Inventor: Hyuck Soo Yoon
  • Interleave control device using nonvolatile ferroelectric memory
    Patent number: 7130211
    Abstract: An interleave control device using a nonvolatile ferroelectric memory is disclosed. More specifically, a memory interleave structure using a nonvolatile ferroelectric register configured to individually control interleaves of banks is disclosed. In an embodiment of the present invention, interleaves of each bank can be individually controlled using a single nonvolatile ferroelectric memory chip, a multi-bank nonvolatile ferroelectric memory chip or a multi-bank interleave nonvolatile ferroelectric memory chip.
    Type: Grant
    Filed: July 30, 2003
    Date of Patent: October 31, 2006
    Assignee: Hynix Semiconductor Inc.
    Inventor: Hee Bok Kang
  • Memory device including parallel test circuit
    Patent number: 7126865
    Abstract: A memory device including a parallel test circuit can overcome a channel deficiency phenomenon of test equipment by reducing the number of input/output pads. The memory device including a parallel test circuit comprises a burst length regulating block, a parallel test block, an output block and a plurality of input/output pads. The burst length regulating block sets a second burst length at a test mode which is longer than a first burst length at a normal mode. The parallel test block compresses data and tests the compressed data by a repair unit. The output block sequentially outputs data outputted from at least two or more parallel test blocks depending on the second burst length. The plurality of input/output pads externally output data outputted from the output block.
    Type: Grant
    Filed: June 30, 2004
    Date of Patent: October 24, 2006
    Assignee: Hynix Semiconductor Inc.
    Inventors: Yun Seok Hong, Shin Ho Chu
  • Method and apparatus for valve repair
    Patent number: 7125421
    Abstract: A tissue connection device is provided for use on a patient at a treatment site. The device comprises an elongate member having a distal end and a proximal end. The elongate member has a first, substantially linear configuration during delivery through an elongate delivery device, wherein the first configuration is sufficient to allow said member to be delivered percutaneously into the patient to the treatment site. The elongate member has a second, substantially circular configuration when said member disengages from the delivery device, wherein the second configuration is sufficient to support tissue at the treatment site. The elongate member in the second configuration defines a single ring.
    Type: Grant
    Filed: August 30, 2002
    Date of Patent: October 24, 2006
    Assignee: Mitral Interventions, Inc.
    Inventors: William S. Tremulis, Mahmood K. Razavi
  • Nonvolatile ferroelectric memory cell and memory device using the same
    Patent number: 7126839
    Abstract: A memory device using a nonvolatile ferroelectric memory cell stores processing results of various programs with a nonvolatile state in a nonvolatile ferroelectric register, and processes multiple data using a multi-port. In the memory device, various program processing results with a nonvolatile state are stored in a FeRAM register in a processing operation of a CPU (Central Processing Unit), thereby preventing destruction of the stored data even in a power-off mode. In addition, the multiple data are processed using a multi-port register, thereby improving reliability and operation speed.
    Type: Grant
    Filed: December 22, 2003
    Date of Patent: October 24, 2006
    Assignee: Hynix Semiconductor Inc.
    Inventor: Hee Bok Kang
  • Charge trap insulator memory device
    Patent number: 7126185
    Abstract: A charge trap insulator memory device comprises a plurality of memory cells connected serially, a first switching device, and a second switching device. In the plurality of memory cells, data applied through a bit line depending on potentials applied to a top word line and a bottom word line are stored in a charge trap insulator or the data stored in the charge trap insulator are outputted to the bit line. The first switching element selectively connects the plurality of memory cells to the bit line in response to a first selecting signal. The second switching element selectively connects the plurality of memory cells to a sensing line in response to a second selecting signal.
    Type: Grant
    Filed: April 27, 2005
    Date of Patent: October 24, 2006
    Assignee: Hynix Semiconductor Inc.
    Inventors: Hee Bok Kang, Jin Hong Ahn, Jae Jin Lee
  • Systems and methods for blocking microwave propagation in parallel plate structures utilizing cluster vias
    Patent number: 7123118
    Abstract: Systems and methods are taught for blocking the propagation of electromagnetic waves in parallel-plate waveguide (PPW) structures. Periodic arrays of resonant vias are used to create broadband high frequency stop bands in the PPW, while permitting DC and low frequency waves to propagate. Particular embodiments include clusters of small vias that effectively function as one large via, thereby increasing stop band bandwidth and maximizing parallel plate capacitance. Cluster vias can be configured to additionally provide a shielded and impedance matched route within the interior area of the cluster through which signal vias can connect transmission lines disposed in planes lying above and below the PPW. Important applications include electromagnetic noise reduction in layered electronic devices such as circuit boards, ceramic modules, and semiconductor chips.
    Type: Grant
    Filed: April 19, 2004
    Date of Patent: October 17, 2006
    Assignee: Wemtec, Inc.
    Inventor: William E. McKinzie, III
  • Method for aligning wafer
    Patent number: 7123362
    Abstract: A method for aligning wafer includes selecting a nun-defective wafer alignment mark of a first wafer loaded in an exposure apparatus, and storing non-defective wafer alignment marks as a gray level reference image. A plurality of wafer alignment marks of a loaded second wafer are stored. Each of the plurality of wafer alignment mark images of the second wafer are respectively compared with the reference image of the first wafer pixel by pixel to obtain matching value for each of the plurality of the wafer alignment mark images. Each of the plurality of values of the matching values are compared with a set minimum value. The wafer alignment mark image having the matching value smaller than the minimum value with the reference image is replaced. The alignment information for an underlying layer using a wafer alignment information for an underlying layer using a wafer alignment sensor is obtained.
    Type: Grant
    Filed: November 30, 2004
    Date of Patent: October 17, 2006
    Assignee: Hynix Semiconductor Inc.
    Inventor: Keun Do Ban
  • System and method for providing a random access and random load dispensing unit
    Patent number: 7123989
    Abstract: A method of dispensing a prescription drug to a customer includes receiving a prescription for a particular customer from an authorized medical professional, choosing from an inventory of drugs a prescription drug to fill the prescription, creating a finished prescription by filling the prescription with the chosen prescription drug, and placing the finished prescription in a dispenser. The dispenser is connected to a computer, which identifies the finished prescription and controls the dispenser to dispense the finished prescription to the particular customer.
    Type: Grant
    Filed: March 16, 2004
    Date of Patent: October 17, 2006
    Assignee: Asteres, Inc.
    Inventors: Linda J. Pinney, John A. Beane, Angus R. Colson, David R. Williams, Keith Kopitzke
  • Integrated loop resonator with adjustable couplings and methods of using the same
    Patent number: 7123800
    Abstract: An integrated optical device with a loop resonator is provided, having at least one closed waveguiding loop which has losses. A coupler and at least one input waveguide is coupled to the loop resonator, An adjustment unit controls a coupling coefficient K1 of the coupler, and a second coupler is coupled to the loop resonator. At least one output waveguide is coupled with the second coupler to the loop resonator. Another adjustment unit is configured to control coupling coefficient K2 of the second coupler, being related to the value of K1, accordingly to the following equation K2=f{K1,?}, providing Q{K2}=Max {Q}, where (1??) are the total optical losses within the loop resonator and Q is a resonator characteristic.
    Type: Grant
    Filed: February 28, 2005
    Date of Patent: October 17, 2006
    Assignee: Celight, Inc.
    Inventor: Arkady Kaplan
  • Pseudo SRAM having combined synchronous and asynchronous mode register set
    Patent number: 7120085
    Abstract: A PSRAM features a mode register set (MRS) for setting a mode register at a combined synchronous and asynchronous mode. The PSRAM having a combined synchronous and asynchronous mode register set includes a MRS, a mode register control unit, a plurality of control signal buffers, an address buffer, a clock buffer, and a synchronous and asynchronous detecting unit. Here, the plurality of control signal buffers, the address buffer and the clock buffers are controlled by a chip selecting signal at an asynchronous mode, and are operated synchronously with respect to an internal clock outputted from the clock buffer regardless of the chip selecting signal at a synchronous mode.
    Type: Grant
    Filed: June 29, 2004
    Date of Patent: October 10, 2006
    Assignee: Hynix Semiconductor Inc.
    Inventor: Sang Kwon Lee
  • Method for forming polysilicon plug of semiconductor device
    Patent number: 7119015
    Abstract: Disclosed is a method for forming a polysilicon plug of a semiconductor device.
    Type: Grant
    Filed: June 30, 2004
    Date of Patent: October 10, 2006
    Assignee: Hynix Semiconductor Inc.
    Inventors: Hyung Soon Park, Min Suk Lee, Sang Ick Lee, Hyun Chul Sohn
  • Memory device for multiplexing input and output operation
    Patent number: 7120066
    Abstract: A memory device for multiplexing an input/output operation prevents mis-operations by comparing the input addresses with the output data and improves operating speed by activating data corresponding to the input addresses by input address toggle. The memory device for multiplexing an input/output operation comprises an data output buffer, an address buffer, a comparison unit and a row activation control unit. The comparison unit compares an address outputted from the address buffer to the address bus with data inputted through the output data bus to the data output buffer, and outputs the comparison result. The row activation control unit generates a row active signal for activating a row path in response to the comparison result.
    Type: Grant
    Filed: June 29, 2004
    Date of Patent: October 10, 2006
    Assignee: Hynix Semiconductor Inc.
    Inventor: Sung Soo Xi
  • FeRAM having single ended sensing architecture
    Patent number: 7120043
    Abstract: A nonvolatile ferroelectric memory device has a single-ended sensing structure. The nonvolatile ferroelectric memory device comprises a plurality of cell array blocks, a plurality of sense amplifiers, a main amplifier unit and a data bus. The sense amplifier unit sets a voltage of a main bit line to a predetermined sensing level before cell data are transmitted to the main bit line, and then senses data by comparing the voltage of the main bit line with the sensing level when cell data are transmitted. Additionally, a data bus which is divided into a local data bus and a global data bus transmits the sensed data, thereby improving the sensing speed and the sensing margin.
    Type: Grant
    Filed: June 30, 2004
    Date of Patent: October 10, 2006
    Assignee: Hynix Semicondutor Inc.
    Inventor: Hee Bok Kang
  • Memory device with programmable parameter controller
    Patent number: 7120041
    Abstract: The present invention relates to a memory device having the capability of controlling a characteristic parameter including a register controller including a nonvolatile memory unit for storing data and a parameter controller for outputting a signal corresponding to a predetermined input signal. The parameter controller controls one or more characteristic parameters of the memory unit, including input voltage sensitivity, output signal delay and output signal voltage, according to a signal outputted from the register controller.
    Type: Grant
    Filed: July 25, 2003
    Date of Patent: October 10, 2006
    Assignee: Hynix Semiconductor Inc.
    Inventor: Hee Bok Kang
  • Apparatus and method for simultaneous monitoring, logging, and controlling of an industrial process
    Patent number: 7117079
    Abstract: An apparatus performs simultaneous data monitoring, logging, and controlling of the state of a system. The apparatus includes at least one system sensor that provides a sensor data signal corresponding to a system characteristic of which the sensor is detecting, a memory that stores data and program instructions, at least one output port that provides an output signal to the system, and a microprocessor that receives the sensor data signal and executes the program instructions to monitor and log data corresponding to the data signal received from the system sensor and to provide system control data to the output port.
    Type: Grant
    Filed: February 5, 2003
    Date of Patent: October 3, 2006
    Assignee: Cleaire Advanced Emission Controls, LLC
    Inventors: Michael Streichsbier, Marc D. Rumminger, Bradley L. Edgar, Albert O. Ricord
  • Display device for automatically switching between 2D and 3D images
    Patent number: 7116387
    Abstract: A display device includes a spatial light modulator, two microretarders of stripes superposed with one another and placed behind the spatial light modulator, a polarizer placed behind the two microretarders, a back light placed behind the polarizer, first and second driving devices and a carrier. The horizontal relative movement of the two microretarders is able to selectively display a 2D image and a 3D image.
    Type: Grant
    Filed: August 29, 2003
    Date of Patent: October 3, 2006
    Assignee: Industrial Technology Research Institute
    Inventors: Chao-Hsu Tsai, Nai-Yueh Wang
  • PRO1312 polypeptides
    Patent number: 7112656
    Abstract: The present invention is directed to novel polypeptides and to nucleic acid molecules encoding those polypeptides. Also provided herein are vectors and host cells comprising those nucleic acid sequences, chimeric polypeptide molecules comprising the polypeptides of the present invention fused to heterologous polypeptide sequences, antibodies which bind to the polypeptides of the present invention and to methods for producing the polypeptides of the present invention.
    Type: Grant
    Filed: November 15, 2001
    Date of Patent: September 26, 2006
    Assignee: Genentech, Inc.
    Inventors: Luc Desnoyers, Audrey Goddard, Paul J. Godowski, Austin L. Gurney, William I. Wood
  • Preparation of human IGF via recombinant DNA technology
    Patent number: RE39355
    Abstract: Human insulin-like growth factor is synthesized in recombinant cell culture by host cells transformed with expression vectors bearing DNA encoding human insulin-like growth factor.
    Type: Grant
    Filed: June 13, 2003
    Date of Patent: October 17, 2006
    Assignee: Genetech, Inc.
    Inventors: James M. Lee, Axel Ullrich