Abstract: A scheduler includes a sorting unit that has n comparators to identify a smallest virtual finish time (VFT) value from 2n VFT entries. Each of the VFT entries may include a valid bit to indicate its validity.
Abstract: A method for importing a design in hardware description language (HDL) into a system level design tool includes setting a sampling time. The simulation model template is generated with the sampling time according to a selected simulation model type.
Abstract: A method for designing a system includes determining minimum and maximum delay budgets for connections. Routing resources are selected for connections in response to the minimum and maximum delay budgets.
Abstract: A method for designing a system to be implemented on a target device includes computing slack potential of paths between components on the target device after timing analysis. A graphical representation of the slack potential and slack for the paths is generated. The graphical representation identifies that a design change is required for a first portion of the system associated with a first path and that a change in placement is required for a second portion of the system associated with the second path.
Abstract: An electrostatic discharge (ESD) protection circuit includes a first array of transistors, having source and drain doped with a first type of material, arranged in parallel in a first block, and a second array of transistors, having source and drain doped with the first type of material, arranged in parallel in a second block. The ESD protection circuit also includes an active region between the first and second array of transistors doped with a second type of material that is complementary to the first type of material.
Abstract: A method for designing a system to be implemented on a target device includes generating bounding boxes on the target device for nets in the system where a bounding box identifies routing resources available for routing its corresponding net. The nets in the system are assigned to a plurality of threads to be routed. The threads are executed so that a plurality of the nets are routed in parallel within their corresponding bounding box.
Type:
Grant
Filed:
December 29, 2008
Date of Patent:
January 10, 2012
Assignee:
Altera Corporation
Inventors:
Vaughn Betz, Jordan Swartz, Vadim Gouterman
Abstract: A method for performing virtualization, includes managing data between a virtual machine and a bus controller by transmitting an input output (IO) request from the virtual machine to a service virtual machine that owns the bus controller. According to an alternate embodiment, the method for performing virtualization includes managing isochronous data between a virtual machine and a bus controller. Other embodiments are described and claimed.
Type:
Grant
Filed:
August 19, 2005
Date of Patent:
November 22, 2011
Assignee:
Intel Corporation
Inventors:
Kiran S. Panesar, Sanjay Kumar, Abdul R. Ismail, Philip Lantz
Abstract: A logic device includes a low-skew network that feeds a subset of elements on the logic device. The low-skew network includes a selector that can select from a plurality of signal sources which includes a first signal source and a second signal source, wherein the second signal source can reach at least one element outside of the subset.
Abstract: A method for placing a system on a structured application specific integrated circuit (ASIC) using an electronic design automation tool is disclosed. A subregion that includes an illegal position in a placement solution is identified. All structured ASIC cells in the subregion are removed. Positions for all the structured ASIC cells that are legal are determined.
Abstract: A method for detecting transient fault includes translating binary code to an intermediate language code. An instruction of interest in the intermediate language code is identified. Reliability instructions are inserted in the intermediate language code to validate values from the instruction of interest. The intermediate language code is translated to binary code. Other embodiments are described and claimed.
Type:
Grant
Filed:
June 29, 2006
Date of Patent:
September 20, 2011
Assignee:
Intel Corporation
Inventors:
George A. Reis, Robert Cohn, Shubhendu S. Mukherjee
Abstract: A method for designing a system on a target device includes identifying components and routing connections impacted by incremental design changes made to a system design. New information is computed to annotate delays for the components and routing connections identified. Delays previously computed for components and routing connections are utilized to annotate delays for components and routing connections that have not been impacted by the changes made to the system design.
Abstract: A source-synchronous capture unit includes a data register unit to register data synchronized to a strobe or non-free running clock. The source synchronous capture unit also includes an asynchronous first-in-first-out (FIFO) unit to store the data from the data register unit in response to the strobe or non-free running clock and to output the data stored, in response to another clock.
Abstract: A method for designing a system on a target device includes entering the system. The system is synthesized. The system is mapped. The system is placed on the target device. The system is routed. Physical synthesis is performed on the system immediately after more than one of the entering, synthesizing, mapping, placing and routing procedures.
Type:
Grant
Filed:
February 7, 2007
Date of Patent:
August 9, 2011
Assignee:
Altera Corporation
Inventors:
Deshanand Singh, Valavan Manohararajah, Gordon Raymond Chiu, Ivan Blunno, Stephen D. Brown
Abstract: A method for performing multiplication on a field programmable gate array includes generating a product by multiplying a first plurality of bits from a first number and a first plurality of bits from a second number. A stored value designated as a product of a second plurality of bits from the first number and a second plurality of bits from the second number is retrieved. The product is scaled with respect to a position of the first plurality of bits from the first number and a position of the first plurality of bits from the second number. The stored value is scaled with respect to a position of the second plurality of bits from the second number and a position of the second plurality of bits from the second number. The scaled product and the scaled stored value are summed.
Abstract: A method for processing audio data includes determining a first common scalefactor value for representing quantized audio data in a frame. A second common scalefactor value is determined for representing the quantized audio data in the frame. A line equation common scalefactor value is determined from the first and second common scalefactor values.
Type:
Grant
Filed:
September 15, 2003
Date of Patent:
July 19, 2011
Assignee:
Intel Corporation
Inventors:
Dmitry N. Budnikov, Igor V. Chikalov, Sergey N. Zheltov
Abstract: A method for managing a profile includes generating an initial profile of code using an initial sampling frequency. An information entropy value of the profile is computed. A representative profile of the code is determined from additional profiles using a sampling frequency determined from the information entropy value. Other embodiments are disclosed and claimed.
Abstract: A method for generating a scalar quality metric value for a design solution includes reflectings one or more qualities of the design solution with respect to two or more domains in the system. Other embodiments are also disclosed.
Abstract: A method for designing a system to be implemented on a target device includes generating a register transfer language (RTL) representation of the system from a description of the system without pipelined delays. The RTL representation of the system includes pipelined delays to facilitate timing of the system as implemented on a target device identified by a designer.
Abstract: A method for managing a transaction includes determining that an optimistically immutable field in the transaction is written to. Invaliding a method in response to determining that the method in the transaction reads is the optimistically immutable field. Other embodiments are disclosed and claimed.
Type:
Grant
Filed:
September 29, 2006
Date of Patent:
March 22, 2011
Assignee:
Intel Corporation
Inventors:
Ali-Reza Adl-tabatabai, Vijay Menon, Richard L. Hudson, Bratin Saha, Tatiana Shpeisman
Abstract: A spiral inductor includes a winding that includes a plurality of strands. The spiral inductor also includes a plurality of tracks where a first set of tracks is positioned adjacent to one another on a first of layer and a second set of tracks is positioned adjacent to one another on a second layer. Each of the plurality of tracks is capable of supporting one of the plurality of strands. The spiral inductor also includes a plurality of crossing segments to transpose one or more of the plurality of strands to each of the plurality of tracks, wherein each of the plurality of strands is electrically isolated from the other plurality of strands.