Patents Represented by Attorney, Agent or Law Firm Stephen A. Gratton
-
Patent number: 6914310Abstract: A method for forming a floating gate semiconductor device such as an electrically erasable programmable read only memory is provided. The device includes a silicon substrate having an electrically isolated active area. A gate oxide, as well as other components of a FET (e.g., source, drain) are formed in the active area. A self aligned floating gate is formed by depositing a conductive layer (e.g., polysilicon) into the recess and over the gate oxide. The conductive layer is then chemically mechanically planarized to an endpoint of the isolation layer so that all of the conductive layer except material in the recess and on the gate oxide is removed. Following formation of the floating gate an insulating layer is formed on the floating gate and a control gate is formed on the insulating layer.Type: GrantFiled: February 26, 2004Date of Patent: July 5, 2005Assignee: Micron Technology, Inc.Inventors: Trung Tri Doan, Tyler A. Lowrey
-
Patent number: 6911355Abstract: A chip scale semiconductor package and a method for fabricating the package are provided. The package includes a semiconductor die and a flex circuit bonded to the face of the die. The flex circuit includes a polymer substrate with a dense array of external contacts, and a pattern of conductors in electrical communication with the external contacts. The package also includes interconnects configured to provide separate electrical paths between die contacts (e.g., bond pads), and the conductors on the flex circuit.Type: GrantFiled: January 9, 2004Date of Patent: June 28, 2005Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Alan G. Wood, Mike Brooks
-
Patent number: 6909194Abstract: A semiconductor component includes a substrate, bonding pads on the substrate, and external contacts bonded to the bonding pads. Exemplary external contacts include solder balls, solder bumps, solder columns, TAB bumps and stud bumps. Preferably the external contacts are arranged in a dense array, such as a ball grid array (BGA), or fine ball grid array (FBGA). The component also includes a polymer support member configured to strengthen the external contacts, absorb forces applied to the external contacts, and prevent separation of the external contacts from the bonding pads. In a first embodiment, the polymer support member comprises a cured polymer layer on the substrate, which encompasses the base portions of the external contacts. In a second embodiment, the polymer support member comprises support rings which encompass the base portions of the external contacts.Type: GrantFiled: October 24, 2003Date of Patent: June 21, 2005Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Alan G. Wood
-
Patent number: 6908784Abstract: A semiconductor component includes a thinned semiconductor die having protective polymer layers on up to six surfaces. The component also includes contact bumps on the die embedded in a circuit side polymer layer, and terminal contacts on the contact bumps in a dense area array. A method for fabricating the component includes the steps of providing a substrate containing multiple dice, forming trenches on the substrate proximate to peripheral edges of the dice, and depositing a polymer material into the trenches. In addition, the method includes the steps of planarizing the back side of the substrate to contact the polymer filled trenches, and cutting through the polymer trenches to singulate the components from the substrate. Prior to the singulating step the components can be tested and burned-in while they remain on the substrate.Type: GrantFiled: March 6, 2002Date of Patent: June 21, 2005Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Alan G. Wood, Trung Tri Doan
-
Patent number: 6906418Abstract: A semiconductor component includes a die having a pattern of die contacts, and interconnect contacts bonded to the die contacts and encapsulated in an insulating layer. The component also includes terminal contacts formed on tip portions of the interconnect contacts. Alternately the component can include conductors and bonding pads in electrical communication with the interconnect contacts configured to redistribute the pattern of the die contacts. A method for fabricating the component includes the steps of forming the interconnect contacts on the die contacts, and forming the insulating layer on the interconnect contacts while leaving the tip portions exposed. The method also includes the step of forming the terminal contacts on the interconnect contacts, or alternately forming the conductors and bonding pads in electrical communication with the interconnect contacts and then forming the terminal contacts on the bonding pads.Type: GrantFiled: March 17, 2003Date of Patent: June 14, 2005Assignee: Micron Technology, Inc.Inventors: William M. Hiatt, Warren M. Farnworth, Charles M. Watkins, Nishant Sinha
-
Patent number: 6903442Abstract: A semiconductor component includes back side pin contacts fabricated using a circuit side fabrication method. The component also includes a thinned semiconductor die having a pattern of die contacts, and conductive members formed by filled openings in the die contacts and the die. In addition, the pin contacts are formed by terminal portions of the conductive members. The fabrication method includes the steps of forming the openings and the conductive members, and then thinning and etching the die to form the pin contacts. An alternate embodiment female component includes female conductive members configured to physically and electrically engage pin contacts on a mating component of a stacked assembly.Type: GrantFiled: August 29, 2002Date of Patent: June 7, 2005Assignee: Micron Technology, Inc.Inventors: Alan G. Wood, Trung Tri Doan
-
Patent number: 6903443Abstract: A method for fabricating semiconductor components and interconnects includes the steps of providing a substrate, such as a semiconductor die, forming external contacts on opposing sides of the substrate by laser drilling vias through the substrate, and forming conductive members in the vias. The conductive members include enlarged terminal portions that are covered with a non-oxidizing metal. The method can be used to fabricate stackable semiconductor packages having integrated circuits in electrical communication with the external contacts. The method can also be used to fabricate interconnects for electrically engaging packages, dice and wafers for testing or for constructing electronic assemblies.Type: GrantFiled: December 11, 2002Date of Patent: June 7, 2005Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Alan G. Wood, David R. Hembree
-
Patent number: 6903449Abstract: A semiconductor component includes a chip on board leadframe, a semiconductor die back bonded and wire bonded to the leadframe, an encapsulant on the die and an area array of terminal contacts on the leadframe. The leadframe includes leadfingers, interconnect bonding sites for wire bonding the die, terminal bonding sites for the terminal contacts, and bus bars which electrically connect selected leadfingers to one another. The interconnect bonding sites are located on the leadframe relative to the bus bars such that shorting to the bus bars by wire interconnects is eliminated. A method for fabricating the component includes the steps of attaching the die to the leadframe, bonding the wire interconnects to the die and to the interconnect bonding sites, forming the encapsulant, and then forming the terminal contacts on the terminal bonding sites.Type: GrantFiled: August 1, 2003Date of Patent: June 7, 2005Assignee: Micron Technology, Inc.Inventors: Dalson Ye Seng Kim, Jeffrey Toh Tuck Fook, Lee Choon Kuan
-
Patent number: 6897089Abstract: A method for fabricating semiconductor components includes the steps of providing semiconductor dice on a substrate and forming a polymer layer on the substrate. In addition, the method includes the steps of providing a stencil having patterns thereon, and pressing the stencil into the polymer layer to form complimentary patterns in the polymer layer. The method also includes the steps of forming conductors in the polymer layer by forming a conductive layer on the complimentary patterns, and planarizing the conductive layer and the polymer layer to a same surface. A system for performing the method includes the substrate, the stencil and an energy source for curing the polymer layer. The system also includes an optical or mechanical alignment apparatus for aligning the stencil to the substrate.Type: GrantFiled: May 17, 2002Date of Patent: May 24, 2005Assignee: Micron Technology, Inc.Inventor: Warren M. Farnworth
-
Patent number: 6891248Abstract: A semiconductor component includes a semiconductor die, and an on board capacitor on the die for filtering transient voltages, spurious signals and power supply noise in signals transmitted to the die. The capacitor includes a first electrode in electrical communication with a first terminal contact for the component, and a second electrode in electrical communication with a second terminal contact for the component. The electrodes are separated by a dielectric layer and protected by an outer protective layer of the component. The capacitor can be fabricated using redistribution layers on a wafer containing multiple dice. The component can be used to construct systems such as multi chip packages and multi chip modules.Type: GrantFiled: August 23, 2002Date of Patent: May 10, 2005Assignee: Micron Technology, Inc.Inventors: Salman Akram, Mike Brooks
-
Patent number: 6888364Abstract: A pass through test system for testing an electronic module includes an interface board, and test contactors movably mounted to the interface board for electrically engaging terminal contacts on the module with a zero insertion force on the modules. The interface board is configured for mounting to an automated or manual pass through test handler in electrical communication with test circuitry. In a first embodiment the interface board includes test pads in electrical communication with the test circuitry, and rotatable test contactors having spring contacts configured to simultaneously engage the test pads and the terminal contacts on the module. In a second embodiment the interface board includes test pads in electrical communication with the test circuitry, and slidable test contactors having beam leads configured to simultaneously engage the test pads and the terminal contacts on the module.Type: GrantFiled: January 9, 2004Date of Patent: May 3, 2005Assignee: Micron Technology, Inc.Inventor: Daniel P. Cram
-
Patent number: 6887787Abstract: A semiconductor component includes a semiconductor die, a low k polymer layer on the die and redistribution conductors on the polymer layer. The component also includes bonding pads on the conductors with a metal stack construction that includes a conductive layer, a barrier/adhesion layer and a non-oxidizing layer. The bonding pads facilitate wire bonding to the component and the formation of reliable wire bonds on the component. A method for fabricating the component includes the steps of forming the conductors and bonding pads using electroless deposition. The component can be used to fabricate electronic assemblies such as modules, packages and printed circuit boards.Type: GrantFiled: July 10, 2003Date of Patent: May 3, 2005Assignee: Micron Technology, Inc.Inventor: Warren M. Farnworth
-
Patent number: 6881274Abstract: A test carrier for testing bumped semiconductor components such dice, chip scale packages, BGA devices, and wafers is provided. The test carrier includes a base for retaining one or more components and contact members for making temporary electrical connections with contact balls on the components (e.g., solder balls). The test carrier also includes terminal contacts formed as hard metal balls, as hard metal balls coated with a non-oxidizing metal layer, or as glass, ceramic or plastic members coated with a conductive material. The contact members on the base protect the contact balls on the components from deformation during testing and handling. The terminal contacts on the test carrier are configured for multiple uses in a production environment without deformation. Also provided is a calibration carrier for calibrating semiconductor test systems for bumped components, and a cleaning carrier for cleaning test sockets for bumped components.Type: GrantFiled: September 6, 2002Date of Patent: April 19, 2005Assignee: Micron Technology, Inc.Inventor: David R. Hembree
-
Patent number: 6860845Abstract: A system for separating a multi phase mixture into a first liquid phase component, a second liquid phase component and a solid phase component includes a three phase centrifuge and a control system for the centrifuge. The control system includes a fuzzy soft sensor programmed with fuzzy logic rules and a feed forward controller in signal communication with the fuzzy soft sensor. The feed forward controller is configured to adjust a feed rate and a feed temperature of the mixture based on the rules, the cold feed temperature, the percent change of water in the mixture, and the percent change of solids in the mixture. The system also includes a feedback controller configured to adjust the feed rate and the feed temperature of the mixture based on the rules, and the basic water and solid (BS&W) content of the first liquid phase component.Type: GrantFiled: January 22, 2002Date of Patent: March 1, 2005Inventors: Neal J. Miller, William Jerry Parkinson, Ronald E. Smith
-
Patent number: 6858467Abstract: A semiconductor package, and a method for fabricating the package are provided. The package includes a plastic body, and a pair of stacked semiconductor dice encapsulated in the plastic body, and wire bonded to separate leadframe segments. A first leadframe segment includes lead fingers configured to support a first semiconductor die of the stacked pair, and to form terminal leads of the package. A second leadframe segment is attached to the first leadframe segment, and includes lead fingers that support a second semiconductor die of the stacked pair. The lead fingers of the second leadframe are in physical and electrical contact with the leadfingers of the first leadframe. In addition, tip portions of the lead fingers of the first leadframe segment are staggered relative to tip portions of the lead fingers of the second leadframe segment to provide space for bond wires.Type: GrantFiled: December 31, 2002Date of Patent: February 22, 2005Assignee: Micron Technology, Inc.Inventor: Walter Moden
-
Patent number: 6854633Abstract: A polymer masking flux for fabricating external contacts on semiconductor components includes a polymer resin, a fluxing agent and a curing agent. The flux is configured to clean contact pads for the external contacts, and to hold the external contacts on the contact pads during a reflow bonding process. The flux is also configured to cure or polymerize, to form donut shaped polymer support members for the external contacts. In addition, the flux is configured to mask conductive traces in electrical communication with the contact pads, and to electrically insulate the external contacts from the conductive traces. The external contacts can be pre-formed solder balls, or deposited solder bumps. In the case of solder bumps, the flux can include solder particles configured to coalesce into the solder bumps.Type: GrantFiled: February 5, 2002Date of Patent: February 15, 2005Assignee: Micron Technology, Inc.Inventors: Ford Grigg, Kenneth N. Glover
-
Patent number: 6856151Abstract: A contact system for electrically engaging semiconductor components includes an interface board mountable to an automated test handler, and a floating substrate on the interface board. The interface board includes interface contacts in electrical communication with external test circuitry. The substrate includes flexible segments, and contactors having contact pads on opposing sides of the flexible segments configured to simultaneously electrically engage terminal contacts on the components, and the interface contacts on the interface board. The contact pads include conductive polymer layers that provide an increased compliancy for the contactors. This increased compliancy allows the contactors to accommodate variations in the dimensions and planarity of the terminal contacts on the component. In addition, the substrate includes grooves between the contactors which provide electrical isolation and allow the contactors to move independently of one another.Type: GrantFiled: January 7, 2002Date of Patent: February 15, 2005Assignee: Micron Technology, Inc.Inventor: Daniel P. Cram
-
Patent number: 6853210Abstract: An interconnect for testing semiconductor components includes a substrate, and contacts on the substrate for making temporary electrical connections with bumped contacts on the components. Each contact includes a recess and a support member over the recess configured to electrically engage a bumped contact. The support member is suspended over the recess on spiral leads formed on a surface of the substrate. The spiral leads allow the support member to move in a z-direction within the recess to accommodate variations in the height and planarity of the bumped contacts. In addition, the spiral leads twist the support member relative to the bumped contact to facilitate penetration of oxide layers thereon. The spiral leads can be formed by attaching a polymer substrate with the leads thereon to the substrate, or by forming a patterned metal layer on the substrate. In an alternate embodiment contact, the support member is suspended over the surface of the substrate on raised spring segment leads.Type: GrantFiled: July 18, 2002Date of Patent: February 8, 2005Assignee: Micron Technology, Inc.Inventors: Warren M. Farnworth, Salman Akram
-
Patent number: 6853064Abstract: A semiconductor component includes a substrate and multiple stacked, encapsulated semiconductor dice on the substrate. A first die is back bonded to the substrate and encapsulated in a first encapsulant, and a second die is back bonded to the first encapsulant. The first encapsulant has a planar surface for attaching the second die, and can also include locking features for the second die. The component also includes a second encapsulant encapsulating the second die and forming a protective body for the component. A method for fabricating the component includes the steps of attaching the first die to the substrate, forming the first encapsulant on the first die, attaching the second die to the first encapsulant, and forming the second encapsulant on the second die.Type: GrantFiled: May 12, 2003Date of Patent: February 8, 2005Assignee: Micron Technology, Inc.Inventors: Todd O. Bolken, Chad A. Cobbley
-
Patent number: 6853211Abstract: A system for testing semiconductor components contained on a substrate, such as a wafer, a panel, a leadframe or a module, includes an interconnect configured to electrically engage all of the components on the substrate at the same time. The interconnect includes a switching network configured to selectively apply test signals to selected components, to electrically isolate defective components and to transmit test signals from selected groups of components. The system also includes a test apparatus, such as a wafer prober or a carrier for handling the substrate. A method for testing includes the steps of providing the interconnect having the switching network, and controlling test signals to the components using the switching network to perform various test procedures, such as functionality tests, parametric tests and burn-in tests.Type: GrantFiled: August 1, 2003Date of Patent: February 8, 2005Assignee: Micron Technology, Inc.Inventors: C. Patrick Doherty, Jorge L. de Varona, Salman Akram