Patents Represented by Attorney, Agent or Law Firm Steven J. Cahill
-
Patent number: 8345738Abstract: A multi-phase partial response equalizer circuit includes sampler circuits that sample an input signal to generate sampled signals in response to sampling clock signals having different phases. A first multiplexer circuit selects one of the sampled signals as a first sampled bit to represent the input signal. A first storage circuit coupled to an output of the first multiplexer circuit stores the first sampled bit in response to a first clock signal. A second multiplexer circuit selects one of the sampled signals as a second sampled bit to represent the input signal based on the first sampled bit. A second storage circuit stores a sampled bit selected from the sampled signals in response to a second clock signal. A time period between the second storage circuit storing a sampled bit and the first storage circuit storing the first sampled bit is substantially greater than a unit interval in the input signal.Type: GrantFiled: July 13, 2010Date of Patent: January 1, 2013Assignee: Rambus Inc.Inventor: Aliazam Abbasfar
-
Patent number: 8341506Abstract: Techniques are provided for iteratively decoding data recorded on a data storage device. An iterative decoder decodes the data using multiple decoding iterations to correct errors. In multiple iterations of the iterative decoder, a post processing block generates soft information, and a decoder applies a minimum sum decoding algorithm to a low density parity check (LDPC) code to generate extrinsic information based on the soft information and updated soft information.Type: GrantFiled: March 30, 2007Date of Patent: December 25, 2012Assignee: HGST Netherlands B.V.Inventors: Zongwang Li, Yuan Xing Lee, Richard Leo Galbraith, Ivana Djurdjevic, Travis Roger Oenning
-
Patent number: 8315394Abstract: A data storage device encrypts data stored in non-volatile memory using a bulk encryption key. The data storage device uses a key derivation function to generate an initial encryption key. The data storage device then wraps an intermediate encryption key with the initial encryption key and stores the wrapped intermediate key in the non-volatile memory. The data storage device wraps the bulk encryption key with the intermediate encryption key and stores the wrapped bulk encryption key in the non-volatile memory. The data storage device can unwrap the wrapped intermediate key to generate the intermediate encryption key using the initial encryption key. The data storage device can unwrap the wrapped bulk encryption key to generate the bulk encryption key using the intermediate encryption key. The data storage device decrypts data stored in the non-volatile memory using the bulk encryption key.Type: GrantFiled: October 24, 2007Date of Patent: November 20, 2012Assignee: Hitachi Global Storage Technologies Netherlands, B.V.Inventors: Marco Sanvido, Anand Krishnamurthi Kulkarni, Cyril Guyot, Richard M. H. New, Jorge Campello de Souza
-
Patent number: 8312269Abstract: Techniques for securing data stored on a data storage device are provided. The data storage device encrypts the data using a bulk encryption key and stores the bulk encryption key in non-volatile memory in an encrypted format. The data storage device generates a challenge and response pair, wraps a secret key with the response to generate a wrapped secret key, and stores the challenge and the wrapped secret key in the non-volatile memory. The data storage device authenticates a host by reading the challenge and the wrapped secret key from the non-volatile memory, erasing the challenge and the wrapped secret key from the non-volatile memory, sending the challenge to the host, receiving the response from the host, and unwrapping the wrapped secret key using the response from the host to regenerate the secret key.Type: GrantFiled: November 28, 2007Date of Patent: November 13, 2012Assignee: Hitachi Global Storage Technologies Netherlands, B.V.Inventor: Jorge Campello de Souza
-
Patent number: 8294500Abstract: A phase interpolator circuit includes first and second transistors coupled to form a differential pair, a load circuit, a first set of switch circuits, a second set of switch circuits, and a current source. The first set of switch circuits are coupled between the first transistor and the load circuit. The second set of switch circuits are coupled between the second transistor and the load circuit. The current source provides current for the differential pair.Type: GrantFiled: November 18, 2009Date of Patent: October 23, 2012Assignee: Altera CorporationInventors: Vinh Van Ho, Tien Duc Pham, Tim Tri Hoang, Van Ton-That
-
Patent number: 8279761Abstract: A first periodic signal generation circuit generates first periodic output signals. A second periodic signal generation circuit generates second periodic output signals. A first multiplexer circuit receives the first and the second periodic output signals. An interface circuit coupled to external pins generates a third periodic output signal based on a periodic signal selected by the first multiplexer circuit. A second multiplexer circuit receives the third periodic output signal at an input. A first periodic feedback signal provided to the first periodic signal generation circuit is based on a signal selected by the second multiplexer circuit. A third multiplexer circuit receives the third periodic output signal at an input. A second periodic feedback signal provided to the second periodic signal generation circuit is based on a signal selected by the third multiplexer circuit.Type: GrantFiled: May 28, 2010Date of Patent: October 2, 2012Assignee: Altera CorporationInventor: Andy Nguyen
-
Patent number: 8253448Abstract: A circuit includes first and second frequency divider circuits and first storage circuits. Each of the first and the second frequency divider circuits receives periodic input signals and generates a periodic output signal having a frequency of one of the periodic input signals in a bypass mode. The periodic output signal of each of the first and the second frequency divider circuits has a fraction of a frequency of one of the periodic input signals in a frequency divider mode. Each of the first storage circuits stores an enable signal in response to the periodic output signal of one of the first frequency divider circuits. The enable signals stored in the first storage circuits enable the second frequency divider circuits in the frequency divider mode. The circuit may include second storage circuits storing enable signals that enable a subset of the first frequency divider circuits in the frequency divider mode.Type: GrantFiled: July 19, 2010Date of Patent: August 28, 2012Assignee: Altera CorporationInventors: Chuan Thim Khor, Chuan Khye Chai, Edwin Yew Fatt Kok
-
Patent number: 8248110Abstract: Clock switch-over circuits and methods provide clock signals to clock routing networks. According to one embodiment, a multiplexer selects between a first clock signal and a second clock signal in response to a switch select signal received from a control circuit. A storage circuit stores an enable signal in response to an output clock signal of the multiplexer. A logic circuit transmits the output clock signal of the multiplexer to a clock routing network in response to the enable signal from the storage circuit. At least one signal is transmitted from the clock switch-over circuit to the control circuit.Type: GrantFiled: March 15, 2011Date of Patent: August 21, 2012Assignee: Altera CorporationInventors: Gary Lai, Andy L. Lee, Ryan Fung, Vaughn Betz, Marcel A. LeBlanc
-
Patent number: 8237475Abstract: A circuit includes a locked loop and a phase offset circuit. The locked loop generates first control signals for controlling a first delay in the locked loop. The phase offset circuit delays an input signal by a second delay that is controlled by second control signals to generate a delayed signal. The phase offset circuit generates the second control signals by adjusting the first control signals to increase the accuracy of the delayed signal with respect to a target phase. The second control signals compensate for at least a portion of a change in the second delay that is caused by a variation in at least one of a process, a supply voltage, and a temperature of the circuit.Type: GrantFiled: October 8, 2008Date of Patent: August 7, 2012Assignee: Altera CorporationInventors: Pradeep Nagarajan, Sean Shau-Tu Lu, Chiakang Sung, Joseph Huang, Yan Chong
-
Patent number: 8232826Abstract: A circuit with N primary outputs and a delay chain with M selection multiplexers. M can be less than N, and M is based on the number of primary outputs that simultaneously require a delayed signal from the delay chain. The N primary outputs may include core outputs and/or registers. Each of the M selection multiplexers feed directly or indirectly a subset of the N primary outputs.Type: GrantFiled: January 25, 2010Date of Patent: July 31, 2012Assignee: Altera CorporationInventors: Andy Nguyen, Ling Yu, Ryan Fung
-
Patent number: 8230281Abstract: A test driver transmitter drives a test signal through a resistive termination circuit to a first pin to test components on a board during a boundary scan test operation. A test receiver receives the test signal through a second pin and a pass gate coupled to the second pin during the boundary scan test operation. A test signal is transmitted to the test receiver during loopback operation through a loopback circuit.Type: GrantFiled: April 13, 2009Date of Patent: July 24, 2012Assignee: Altera CorporationInventors: Sriram Narayan, Xiaoyan Su, Wilson Wong
-
Patent number: 8212610Abstract: A digital loop filter includes a fine control circuit and a coarse control circuit. The fine control circuit adjusts a phase of a feedback clock signal by a first phase adjustment in response to a first phase error signal that indicates a sign of a phase error between a reference clock signal and the feedback clock signal. The coarse control circuit adjusts the phase of the feedback clock signal by a second phase adjustment in response to a second phase error signal. The second phase adjustment is larger than the first phase adjustment. The second phase error signal indicates a magnitude of a phase error between the reference clock signal and the feedback clock signal.Type: GrantFiled: November 17, 2008Date of Patent: July 3, 2012Assignee: Altera CorporationInventors: William W. Bereza, Mohsen Moussavi, Charles E. Berndt
-
Patent number: 8209578Abstract: A system corrects errors in a bit stream. The system includes an encoder and a decoder. The encoder encodes the bit stream using a low density parity check code by inserting parity check bits into the bit stream to generate codewords. The decoder decodes the codewords using parity check equations that are based on the low density parity check code. The parity check bits may comprise no more than four percent of the bits in the codewords of the low density parity check code. The low density parity check code can have a minimum separation of at least 7 between any two ones in each row of a parity-check matrix that is based on the low density parity check code. The encoder and the decoder can be defined in hardware using logic circuits that are interconnected to implement a trellis based on the low density parity check code.Type: GrantFiled: March 11, 2008Date of Patent: June 26, 2012Assignee: Hitachi Global Storage Technologies Netherlands, B.V.Inventors: Richard Leo Galbraith, Bruce Alexander Wilson, Travis Roger Oenning, Mario Blaum, Ksenija Lakovic, Ivana Djurdjevic
-
Patent number: 8208215Abstract: A disk drive apparatus includes at least one disk, a head-arm assembly, and a controller circuit. The head arm assembly includes at least one read/write head. The head-arm assembly is movable to enable the read/write head to access a writable surface of the disk. The controller circuit also causes the read/write head to record data on the writable surface of the disk in a write append format.Type: GrantFiled: February 10, 2009Date of Patent: June 26, 2012Assignee: Hitachi Global Storage Technologies Netherlands, B.V.Inventors: Donald Joseph Molaro, Zvonimir Bandic
-
Patent number: 8201061Abstract: Systems and methods are provided for performing error correction decoding. The coefficients of the error locator polynomial are iteratively determined for each codeword using a modular implementation of a single recursion key-equation solver algorithm. According to this implementation, modules are used to calculate the current and previous coefficients of the error locator polynomial. One module is used for each correctable error. The modular single recursion implementation is programmable, because the number of modules can be easily changed to correct any number of correctable errors. Galois field tower arithmetic can be used to calculate the inverse of an error term. Galois field tower arithmetic greatly reduces the size of the inversion unit. The latency time can be reduced by placing the computations of the inverse error term outside the critical path of the error locator polynomial algorithm.Type: GrantFiled: November 13, 2008Date of Patent: June 12, 2012Assignee: Hitachi Global Storage Technologies Netherlands, B.V.Inventors: Martin Hassner, Kirk Hwang
-
Patent number: 8193836Abstract: A circuit includes a comparator, a resistor divider, a control circuit, a multiplexer, and a programmable gain amplifier. The comparator is operable to measure an internal voltage of the circuit based on a selected reference voltage. The resistor divider is operable to generate reference voltages. The control circuit is operable to generate a select signal based on an output signal of the comparator. The multiplexer is operable to select one of the reference voltages from the resistor divider as the selected reference voltage based on the select signal. The programmable gain amplifier is configurable to generate a compensation voltage to compensate for an offset voltage of the comparator. The compensation voltage is provided to an input of the comparator.Type: GrantFiled: May 9, 2011Date of Patent: June 5, 2012Assignee: Altera CorporationInventors: Andy Nguyen, Ling Yu
-
Patent number: 8188792Abstract: A circuit includes a current mirror circuit and first and second transistors coupled as a differential pair. A first input voltage is provided to a control input of the first transistor. A second input voltage is provided to a control input of the second transistor. The current mirror circuit includes a third transistor, a fourth transistor coupled to the third transistor, and a fifth transistor coupled in series with the fourth transistor. The third transistor provides a current through the differential pair that is proportional to a current through the fourth transistor. A control input of the fourth transistor is coupled between the fifth transistor and a source of current.Type: GrantFiled: September 24, 2010Date of Patent: May 29, 2012Assignee: Altera CorporationInventors: Sriram Narayan, Sergey Shumarayev
-
Patent number: 8174294Abstract: A buffer circuit includes a current source circuit, first and second switch circuits that are coupled to the current source circuit, a first resistor coupled to the first switch circuit, a second resistor coupled to the second switch circuit, and a third switch circuit coupled to the first and the second resistors. The third switch circuit couples the first and the second resistors to a node at a first voltage when the buffer circuit is configured to function in a current mode logic buffer mode. The third switch circuit couples the first and the second resistors to a node at a second voltage when the buffer circuit is configured to function in an H-bridge buffer mode.Type: GrantFiled: October 22, 2010Date of Patent: May 8, 2012Assignee: Altera CorporationInventors: Weiqi Ding, Yanjing Ke, Sergey Shumarayev
-
Patent number: 8166376Abstract: A system corrects errors in a codeword. The system includes a channel that sorts reliability numbers of symbols in the codeword to create an ordered list of candidate erasure locations. The system also includes a generalized minimum distance decoder that iteratively processes the ordered list of candidate erasure locations and at least two syndromes of the codeword using a single-shot key equation solver to generate an error locator polynomial and an error evaluator polynomial. The generalized minimum distance decoder processes the least reliable candidate erasure locations first within the ordered list of candidate erasure locations.Type: GrantFiled: April 8, 2008Date of Patent: April 24, 2012Assignee: Hitachi Global Storage Technologies Netherlands, B. V.Inventors: Martin Hassner, Travis Roger Oenning, Richard Leo Galbraith
-
Patent number: 8159277Abstract: A feedback loop circuit includes a phase detector and delay circuits. The phase detector generates an output signal based on a delayed periodic signal. The delay circuits are coupled in a delay chain that delays the delayed periodic signal. Each of the delay circuits includes variable delay blocks and fixed delay blocks that are coupled to form at least two delay paths for an input signal through the delay circuit to generate a delayed output signal. Delays of the variable delay blocks in the delay circuits vary based on the output signal of the phase detector. Each of the delay circuits reroutes the input signal through a different one of the delay paths to generate the delayed output signal based on the output signal of the phase detector during operation of the feedback loop circuit.Type: GrantFiled: February 18, 2011Date of Patent: April 17, 2012Assignee: Altera CorporationInventors: Pradeep Nagarajan, Yan Chong, Chiakang Sung, Joseph Huang