Patents Represented by Attorney, Agent or Law Firm William D. Sabo
-
Patent number: 6815277Abstract: The present invention provides FinFETs on the same substrate utilizing various crystal planes for FET current channels in order to optimize mobility and/or to reduce mobility. An embodiment of the present invention provides a substrate having a surface oriented on a first crystal plane that enables subsequent crystal planes for channels to be utilized. A first transistor is also provided having a first fin body. The first fin body has a sidewall forming a first channel, the sidewall oriented on a second crystal plane to provide a first carrier mobility. A second transistor is also provided having a second fin body. The second fin body has a sidewall forming a second channel, the sidewall oriented on a third crystal plane to provide a second carrier mobility that is different from the first carrier mobility.Type: GrantFiled: August 21, 2003Date of Patent: November 9, 2004Assignee: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak
-
Patent number: 6815319Abstract: A linewidth measurement structure for determining linewidths of damascened metal lines formed in an insulator is provided. The linewidth measurement structure including: a damascene polysilicon line formed in the insulator, the polysilicon line having an doped region having a predetermined resistivity.Type: GrantFiled: May 29, 2003Date of Patent: November 9, 2004Assignee: International Business Machines CorporationInventor: Robert K. Leidy
-
Patent number: 6815802Abstract: A SiGe bipolar transistor containing substantially no dislocation defects present between the emitter and collector region and a method of forming the same are provided. The SiGe bipolar transistor includes a collector region of a first conductivity type; a SiGe base region formed on a portion of said collector region; and an emitter region of said first conductivity type formed over a portion of said base region, wherein said collector region and said base region include carbon continuously therein. The SiGe base region is further doped with boron.Type: GrantFiled: April 15, 2002Date of Patent: November 9, 2004Assignee: International Business Machines CorporationInventors: Jack Oon Chu, Douglass Duane Coolbaugh, James Stuart Dunn, David R. Greenberg, David L. Harame, Basanth Jagannathan, Robb Allen Johnson, Louis D. Lanzerotti, Kathryn Turner Schonenberg, Ryan Wayne Wuthrich
-
Patent number: 6815838Abstract: A laser alignment target is provided having a surface that is out of plane with and has substantially the same first reflectivity as an adjacent surface of the semiconductor device, and a sidewall having a second reflectivity different than the first reflectivity. The target provides sidewalls that provide contrast for finding the target despite loss of contrast created by layers of dielectric over the target and use of short wavelength light.Type: GrantFiled: February 20, 2002Date of Patent: November 9, 2004Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Richard A. Gilmour, William T. Motsiff, Christopher D. Muzzy
-
Patent number: 6812075Abstract: A vertically oriented FET having a self-aligned dog-bone structure as well as a method for fabricating the same are provided. Specifically, the vertically oriented FET includes a channel region, a source region and a drain region. The channel region has a first horizontal width and the source and drain regions having a second horizontal width that is greater than the first horizontal width. Each of the source and drain regions have tapered portions abutting the channel region with a horizontal width that varies in a substantially linear manner from the first horizontal width to the second horizontal width.Type: GrantFiled: May 2, 2003Date of Patent: November 2, 2004Assignee: International Business Machines CorporationInventors: David M. Fried, Timothy J. Hoague, Edward J. Nowak, Jed H. Rankin
-
Patent number: 6809024Abstract: A method of forming a quasi-self-aligned heterojunction bipolar transistor (HBT) that exhibits high-performance is provided. The method includes the use of a patterned emitter landing pad stack which serves to improve the alignment for the emitter-opening lithography and as an etch stop layer for the emitter opening etch. The present invention also provides an HBT that includes a raised extrinsic base having monocrystalline regions located beneath the emitter landing pad stack.Type: GrantFiled: May 9, 2003Date of Patent: October 26, 2004Assignee: International Business Machines CorporationInventors: James S. Dunn, Natalie B. Feilchenfeld, Qizhi Liu, Andreas D. Stricker
-
Patent number: 6806578Abstract: A structure (and method) for a metallurgical structure includes a passivation layer, a via through the passivation layer extending to a metal line within the metallurgical structure, a barrier layer lining the via, a metal plug in the via above the barrier layer, the metal plug and the metal line comprising a same material, and a solder bump formed on the metal plug.Type: GrantFiled: March 16, 2000Date of Patent: October 19, 2004Assignee: International Business Machines CorporationInventors: Wayne J. Howell, Ronald L. Mendelson, William T. Motsiff
-
Patent number: 6800921Abstract: A method of forming a poly-poly capacitor, a MOS transistor, and a bipolar transistor simultaneously on a substrate comprising the steps of depositing and patterning a first layer of polysilicon on the substrate to form a first plate electrode of said capacitor and on an electrode of the MOS transistor, and depositing and patterning a second layer of polysilicon on the substrate to form a second plate electrode of said capacitor and an electrode of the bipolar transistor.Type: GrantFiled: March 1, 2000Date of Patent: October 5, 2004Assignee: International Business Machines CorporationInventors: Douglas Duane Coolbaugh, Gregory Gower Freeman, Seshadri Subbanna
-
Patent number: 6800938Abstract: A semiconductor device which includes, between a copper conductive layer and a low-k organic insulator, a barrier layer comprising an amorphous metallic glass, preferably amorphous tantalum-aluminum. A method of making the semiconductor device is also disclosed.Type: GrantFiled: August 8, 2002Date of Patent: October 5, 2004Assignee: International Business Machines CorporationInventor: Fen Chen
-
Patent number: 6798066Abstract: The present invention relates to dissipating heat from an interconnect formed in a low thermal conductivity dielectric in an integrated circuit apparatus. The integrated circuit apparatus includes integrated circuit devices interconnected by conductive interconnection metallurgy and input/output pads subject to electrostatic discharge events. At least one latent heat of transformation absorber is associated with at least one of the input/output pads for preventing the energy generated by an electrostatic discharge event from damaging the conductive interconnection metallurgy.Type: GrantFiled: May 16, 2003Date of Patent: September 28, 2004Assignee: International Business Machines CorporationInventors: William T. Motsiff, Timothy D. Sullivan, Jean E. Wynne, Sally J. Yankee
-
Patent number: 6798017Abstract: A vertical transistor particularly suitable for high density integration includes potentially independent gate structures on opposite sides of a semiconductor pillar formed by etching or epitaxial growth in a trench. The gate structure is surrounded by insulating material which is selectively etchable to isolation material surrounding the transistor. A contact is made to the lower end of the pillar (e.g. the transistor drain) by selectively etching the isolation material selective to the insulating material. The upper end of the pillar is covered by a cap and sidewalls of selectively etchable materials so that gate and source connection openings can also be made by selective etching with good registration tolerance. A dimension of the pillar in a direction parallel to the chip surface is defined by a distance between isolation regions and selective etching and height of the pillar is defined by thickness of a sacrificial layer.Type: GrantFiled: August 31, 2001Date of Patent: September 28, 2004Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, James M. Leas, William H-L Ma, Paul A. Rabidoux
-
Patent number: 6797610Abstract: A sublitohgraphic trench is formed in a semiconductor substrate by first forming a microtrench which is subsequently used as a mask. Filled sublithographic trenches are formed with a width corresponding to the width of the microtrenches.Type: GrantFiled: December 11, 2002Date of Patent: September 28, 2004Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Peter J. Lindgren, Anthony K. Stamper
-
Patent number: 6797592Abstract: A method of ion implantation is provided. The method comprising: providing a substrate; forming a masking image having a sidewall on the substrate; forming a blocking layer on the substrate and on the masking image; and performing a retrograde ion implant through the blocking layer into the substrate, wherein the blocking layer substantially blocks ions scattered at the sidewall of the masking layer.Type: GrantFiled: April 23, 2003Date of Patent: September 28, 2004Assignee: International Business Machines CorporationInventors: Jeffrey S. Brown, Bryant C. Colwill, Terence B. Hook, Dennis Hoyniak
-
Patent number: 6797641Abstract: A semi-conductor device includes a silicon substrate. A gate oxide dielectric layer is on the silicon substrate. A gate conductor includes a relatively thin layer of germanium on the dielectric layer. A relatively thick layer of gate conductor material is provided on the layer of germanium. Incorporating germanium at the gate conductor interface with the gate oxide stabilizes the gate oxide by providing a means of drawing charge trapping sites away from the oxide.Type: GrantFiled: May 8, 2002Date of Patent: September 28, 2004Assignee: International Business Machines CorporationInventors: Steven J. Holmes, Mark Charles Hakey, Toshiharu Furukawa, David Vaclav Horak
-
Patent number: 6794718Abstract: A MOS device with first and second freestanding semiconductor bodies formed on a substrate. The first freestanding semiconductor body has a first portion thereof disposed at a non-orientation orthogonal, non parallel orientation with respect to a first portion of the second freestanding semiconductor body. These portions of said first and second freestanding semiconductor bodies have respective first and second crystalline orientations. A first gate electrode crosses over at least part of said first portion of said first freestanding semiconductor body at a non-orthogonal angle, as does a second gate electrode over the first portion of the second freestanding semiconductor body.Type: GrantFiled: December 19, 2002Date of Patent: September 21, 2004Assignee: International Business Machines CorporationInventors: Edward J. Nowak, BethAnn Rainey
-
Patent number: 6795468Abstract: A structure having a p-n junction in a semiconductor having a first p-type region and a first n-type region along with a region located in the vicinity of the p-n junction that is doped with a rare-earth element. In addition, the structure includes a charge source coupled to one of the p-type region and n-type region for providing charge carriers to excite atoms of the rare-earth element. Also provided is a method for producing the structure that includes providing a bipolar junction transistor; doping a region in a collector of the transistor with a rare-earth element; and biasing the transistor to generate light emission from the rare-earth element doped region.Type: GrantFiled: June 16, 2003Date of Patent: September 21, 2004Assignee: Internatioal Business Machines CorporationInventors: John J. Pekarik, Walter J. Varhue
-
Patent number: 6793735Abstract: A method and apparatus are provided for forming a silicide on a semiconductor substrate by integrating under a constant vacuum the processes of removing an oxide from a surface of a semiconductor substrate and depositing a metal on the cleaned surface without exposing the cleaned surface to air. The method and apparatus of the present invention eliminates the exposure of the cleaned substrate to air between the oxide removal and metal deposition steps. This in-situ cleaning of the silicon substrate prior to cobalt deposition provides a cleaner silicon substrate surface, resulting in enhanced formation of cobalt silicide when the cobalt layer is annealed.Type: GrantFiled: December 27, 2000Date of Patent: September 21, 2004Assignee: International Business Machines CorporationInventors: Marc W. Cantell, Jerome B. Lasky, Ronald J. Line, William J. Murphy, Kirk D. Peterson, Prabhat Tiwari
-
Patent number: 6788093Abstract: A method and structure tests devices on a wafer by applying an electrical bias to the devices and simultaneously monitoring emitted light from all of the devices. The emitted light indicates locations of defective devices and records time-based images of the emitted light across the wafer.Type: GrantFiled: August 7, 2002Date of Patent: September 7, 2004Assignee: International Business Machines CorporationInventors: John M. Aitren, Fen Chen, Kevin L. Condon, Mark F. Dionne, Gregory E. Nuttall
-
Patent number: 6784516Abstract: A semiconductor device having at least one fuse and an alignment mark formed therein. An etch resistant layer over the surface of the fuse and alignment mark, which provides a uniform passivation thickness for use in conjunction with laser fuse deletion processes.Type: GrantFiled: October 6, 2000Date of Patent: August 31, 2004Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Thomas L. McDevitt, William T. Motsiff, Henry A. Nye, III
-
Patent number: 6783599Abstract: Contaminants are removed from a surface of a substrate by applying a fluid to the surface; lowering the temperature of the fluid to form a solid layer of the fluid and entrap contaminants therein; and applying energy to the layer and/or substrate to cause the layer containing the contaminants to separate from the surface.Type: GrantFiled: July 19, 2001Date of Patent: August 31, 2004Assignee: International Business Machines CorporationInventors: Glenn W. Gale, Frederick W. Kern, Jr., William Alfred Syverson