Patents Assigned to Analog Devices, Inc.
-
Patent number: 11526153Abstract: There is disclosed herein programmable delay lines and control methods having glitch suppression. In particular, the programmable delay lines may include latches that are triggered based on a trigger event of an input signal (which is often an edge of the input signal). The programmable delay lines may include one or more latches coupled between capacitor and transistor subassemblies and the latches, where the latches cause a delay between the time the trigger event arrives at the capacitor and transistor subassemblies and the latches. The delay can prevent the latches from updating at the same time that the edge of the input signal arrives at the capacitor and transistor subassemblies, which can suppress glitches that can causes errors in operation.Type: GrantFiled: November 9, 2020Date of Patent: December 13, 2022Assignee: Analog Devices, Inc.Inventor: John Kenney
-
Publication number: 20220390483Abstract: Disclosed herein are aspects of a multiple-mass, multi-axis microelectromechanical systems (MEMS) accelerometer sensor device with a fully differential sensing design that applies differential drive signals to movable proof masses and senses differential motion signals at sense fingers coupled to a substrate. In some embodiments, capacitance signals from different sense fingers are combined together at a sensing signal node disposed on the substrate supporting the proof masses. In some embodiments, a split shield may be provided, with a first shield underneath a proof mass coupled to the same drive signal applied to the proof mass and a second shield electrically isolated from the first shield provided underneath the sense fingers and biased with a constant voltage to provide shielding for the sense fingers.Type: ApplicationFiled: June 8, 2021Publication date: December 8, 2022Applicant: Analog Devices, Inc.Inventors: Jianglong Zhang, Xin Zhang
-
Patent number: 11519726Abstract: Couplers for selectively coupling in-plane and out-of-plane motion between moving masses are provided herein. In particular, aspects of the present application provide for a coupler configured to couple in-plane motion between moving masses while decoupling out-of-plane motion between the moving masses. The selective couplers as described herein may be used in a device, such as a microelectromechanical systems (MEMS) inertial sensor. In some embodiments, a MEMS inertial sensor comprises a first mass configured to move in-plane, a second mass configured to move in-plane and out-of-plane, and a coupler coupling the first and second masses and comprising two levers coupled to an anchor point by respective tethers and coupled to each other by a spring.Type: GrantFiled: June 19, 2020Date of Patent: December 6, 2022Assignee: Analog Devices, Inc.Inventors: Jeffrey A. Gregory, Laura Cornelia Popa
-
Publication number: 20220383868Abstract: It is not trivial to implement speech and natural language processing in offline embedded systems. Voice control of devices in various settings and applications can benefit from an embedded speech and natural language processing solution. One feature that helps to correct automatic speech recognition outputs is grammar projection. Another feature addresses situations where there is imperfect information or incomplete information by providing an application programming interface to enable structured queries and responses between an interpreter and an application.Type: ApplicationFiled: May 26, 2022Publication date: December 1, 2022Applicant: Analog Devices, Inc.Inventors: Jonathan Samuel YEDIDIA, Daniel SCHMIDT, Cristobal ALESSANDRI, Reuben Harry COHN-GORDON, Ilker BAYRAM, Ravi Kiran RAMAN, Nicholas Eastman MORAN, Atulya YELLEPEDDI, Milutin PAJOVIC, Sunrita PODDAR
-
Publication number: 20220381720Abstract: The present disclosure provides a reference electrode for providing a reference potential during measurement of a property of a sample. The reference electrode comprising: a reference electrode layer; and a reference layer provided over at least a part of the reference electrode layer and defining a sample receiving region which is separated from the reference electrode layer by the reference layer. In one embodiment, the reference layer comprises fluorinated or silanized graphene and/or fluorinated or silanized graphene oxide. Alternatively, the graphene or graphene oxide are functionalised or doped so as to form a super-hydrophobic reference layer.Type: ApplicationFiled: May 27, 2022Publication date: December 1, 2022Applicant: Analog Devices, Inc.Inventor: Mohamed AZIZE
-
Publication number: 20220384604Abstract: Provided are methods of manufacturing comprising providing a FET base structure, the FET base structure comprising a substrate, a drain and a source; and providing a channel layer on the FET base structure; and providing a first layer on the FET base structure. The first layer comprises a one-dimensional or two-dimensional material and is arranged on an upper surface of the channel layer so as to form a sensing surface of the FET. The step of providing the channel layer comprises forming the channel layer and subsequently transferring the channel layer onto the FET base structure. Alternatively or additionally, the step of providing the first layer on the FET base structure comprises forming the first layer and subsequently transferring the first layer onto the FET base structure.Type: ApplicationFiled: May 27, 2022Publication date: December 1, 2022Applicant: Analog Devices, Inc.Inventors: Mohamed AZIZE, Shekhar BAKSHI
-
Publication number: 20220381728Abstract: A sensing assembly comprises for detecting a property of a sample comprises a field effect transistor (FET) configured to output a first signal indicative of a property of a sample comprises: a first layer providing a sensing surface; a channel provided below the first layer; and a drain and a source in electrical communication with the channel. The sensing assembly may further comprise a gate provided below the first layer and the first layer comprises a one-dimensional or two-dimensional material. Alternatively or additionally, the first layer comprises N-polar hexagonal boron nitride (hBN).Type: ApplicationFiled: May 27, 2022Publication date: December 1, 2022Applicant: Analog Devices, Inc.Inventor: Mohamed AZIZE
-
Publication number: 20220385242Abstract: A low noise amplifier topology can achieve very low noise figure by applying multiple magnetic coupling between gate matching inductors and source degeneration inductor of a field effect transistor. The resulting low noise amplifier has smaller inductors, which can have lower thermal noise contribution, and can maintain good gain and linearity performance. For example, a low noise amplifier includes a first inductor to receive an input; a second inductor coupled to the first inductor in series; a first field effect transistor device whose gate receives a signal from the second inductor; and a third inductor coupled to a source of the first field effect transistor device, where the third inductor is magnetically positively coupled to the first inductor and the second inductor.Type: ApplicationFiled: March 8, 2022Publication date: December 1, 2022Applicant: Analog Devices, Inc.Inventors: Xudong WANG, William B. BECKWITH
-
Publication number: 20220385318Abstract: Non-idealities of input circuitry of a receiver signal chain can significantly degrade the overall performance of the receiver signal chain. A digital nonlinearity correction (NLC) can be implemented in a receiver signal chain having an ADC. Digital NLC can be designed as a drop in signal preconditioner for existing RF ADC wideband receiver signal chains. A unique equalizer can compensate for a variety of mixer spurs. Accordingly, digital NLC can correct nonlinearities due to mixers and any amplifiers preceding or following the ADC, potentially improving receive chains performance by 15-25 dB. Such a digital NLC solution can be particularly beneficial in defense and instrumentation applications which demand the greatest performance.Type: ApplicationFiled: May 26, 2022Publication date: December 1, 2022Applicant: Analog Devices, Inc.Inventors: Xiao Yu WANG, Milutin Pajovic, Omer Tanovic, Tao Yu, Nevena Rakuljic, Gregory Patrick Davis
-
Patent number: 11513209Abstract: Embodiments of the present disclosure describe mechanisms for radio frequency (RF) ranging between pairs of radio units based on radio signals exchanged between units. An exemplary radio system may include a first radio unit, configured to transmit a first radio signal, and a second radio unit configured to receive the first radio signal, adjust a reference clock signal of the second radio unit based on the first radio signal, and transmit a second radio signal generated based on the adjusted reference clock signal. Such a radio system may further include a processing unit for determining a distance between the first and second radio units based on a phase difference between the first radio signal as transmitted by the first radio unit and the second radio signal as received at the first radio unit. Disclosed mechanisms may enable accurate RF ranging using low-cost, low-power radio units.Type: GrantFiled: April 11, 2019Date of Patent: November 29, 2022Assignee: ANALOG DEVICES, INC.Inventor: Tao Yu
-
Patent number: 11515884Abstract: A circuit having a capacitance driver circuit can allow for reduction of thermal noise to an application circuit. An output of the capacitance driver circuit can drive a capacitor for use by the application circuit coupled to the capacitor at the output of the capacitance driver circuit. The capacitance driver circuit can be structured to operate over a bandwidth of interest. With an input signal, received at the capacitance driver circuit, associated with a target voltage, an output voltage can be provided at the output of the capacitance driver circuit as a bandlimited filtered voltage value of the target voltage, where a root-mean-square voltage deviation of the output voltage from the target voltage, due to thermal noise, is less than a square root of (kT/C). The term k is Boltzmann's constant, T is Kelvin temperature of the capacitance driver circuit, and C is the capacitance of the driven capacitor.Type: GrantFiled: April 14, 2021Date of Patent: November 29, 2022Assignee: Analog Devices, Inc.Inventor: Andrew Joseph Thomas
-
Patent number: 11511037Abstract: Systems and methods are provided for measuring depth, position, and/or angle of a cannula in a medical drug delivery device. In particular, a drug delivery device having a cannula is positioned adjacent to tissue, a voltage pulse is provided to the cannula, a charge is measured at an electrode in the drug delivery device, and the depth of penetration of the cannula is determined based in part on the charge at the first electrode. Systems and methods described herein can be used to determine subcutaneous insertion depth in a wearable bolus injector. In some implementations, insertion depth determination is achieved through capacitive sensors which measure needle depth in a drug delivery device.Type: GrantFiled: June 7, 2019Date of Patent: November 29, 2022Assignee: Analog Devices, Inc.Inventor: Shrenik Deliwala
-
Publication number: 20220370015Abstract: Accuracy of vital signs monitoring systems depend on the quality of the measurements by the sensors. Crude techniques are applied to discard measurements which have a low signal-to-noise ratio or are saturated. A more accurate and flexible technique enables more measurements to be kept, more meaningful signal quality information to be extracted, more accurate vital signs extraction and more systems to readily embed signal quality assessment in the signal processing pipeline. Improvements include preprocessing of the signal that is independent of variations of underlying hardware, use of features with low computational complexity and high predictive power, cross-channel feature extraction, application of a trained machine learning model, and flexible translation of signal quality classification information into a continuous metric for signal quality.Type: ApplicationFiled: May 9, 2022Publication date: November 24, 2022Applicant: Analog Devices, Inc.Inventors: Miles BENNETT, Foroohar FOROOZAN, Di XUE
-
Publication number: 20220376714Abstract: In a dynamic signal traffic scenario, a narrowband to wideband transition in a DPD system results in a tilt in the output spectrum until the next DPD adaptation cycle occurs. To address this problem, regularization term is applied with a weighing factor when performing DPD coefficient estimation and adaptation. The regularization term can be obtained from in a variety of ways: using pre-stored waveforms, through factory or in-situ calibration, or through an adaptive or opportunistic update by observing the system. Application of the regularization term improves the spectrum flatness for a narrow to wideband signal transition, and does not require transmitting additional calibration tones to correct the gain flatness.Type: ApplicationFiled: May 11, 2022Publication date: November 24, 2022Applicant: Analog Devices, Inc.Inventors: Stephen SUMMERFIELD, Sefa TANIS
-
Publication number: 20220376659Abstract: Systems, devices, and methods related to using model architecture search for hardware configuration are provided. An example apparatus includes an input node to receive an input signal; a pool of processing units to perform one or more arithmetic operations and one or more signal selection operations, wherein each of the processing units in the pool is associated with at least one parameterized model corresponding to a data transformation operation; and a control block to configure, based on a first parameterized model, a first subset of the processing units in the pool, where the first subset of the processing units processes the input signal to generate a first signal.Type: ApplicationFiled: April 29, 2022Publication date: November 24, 2022Applicant: Analog Devices, Inc.Inventors: Tao YU, Cristobal ALESSANDRI, Frank YAUL, Wenjie LU, Shyam Chandrasekhar NAMBIAR
-
Publication number: 20220376719Abstract: Systems, devices, and methods related to using model architecture search for hardware configuration are provided. A method includes receiving, by a computer-implemented system, information associated with a pool of processing units; receiving, by the computer-implemented system, a data set associated with a data transformation operation; training, based on the data set and the information associated with the pool of processing units, a parameterized model associated with the data transformation operation, where the training includes updating at least one parameter of the parameterized model associated with configuring at least a subset of the processing units in the pool; and outputting, based on the training, one or more configurations for at least the subset of the processing units in the pool.Type: ApplicationFiled: April 29, 2022Publication date: November 24, 2022Applicant: Analog Devices, Inc.Inventors: Tao YU, Cristobal ALESSANDRI, Frank YAUL, Wenjie LU, Shyam Chandrasekhar NAMBIAR
-
Patent number: 11509327Abstract: Systems and methods for a power-efficient 3-level digital-to-analog converter. A converter cell using a current starving technique keeps a portion of the converter cell turned on in a low power mode, as opposed to completely turning off current in selected modes. A conversion system keeps a first set of converters active while allowing a second set of converters to be powered down. Systems and methods presented save power and allow for efficient reactivation of converters.Type: GrantFiled: August 6, 2021Date of Patent: November 22, 2022Assignee: Analog Devices, Inc.Inventors: Preston S. Birdsong, Abhishek Bandyopadhyay, Adam R. Spirer
-
Patent number: 11509338Abstract: Systems and methods are provided for optimizing offset compensation in a receiver with multiple offset compensation D/A converters. At each stage where offset cancellation is applied, there is a fan-out of two or more. At the final stage, comparator offset compensation codes are summed and compared against a digital reference. In one version the digital reference is zero. A second implementation has a non-zero digital reference which is the sum of comparator offsets stored from start up. The difference between the sum of offsets and digital reference is applied to a digital accumulator. The most significant bits of the digital accumulator are applied to a digital D/A converter, which cancel analog offsets in an intermediate stage of amplifiers. The summation of offsets feeding into an accumulator is implemented for all preceding stages.Type: GrantFiled: March 17, 2021Date of Patent: November 22, 2022Assignee: ANALOG DEVICES, INC.Inventors: John Kenney, Robert Schell, Rahul Vemuri
-
Patent number: 11508821Abstract: A semiconductor device includes a layer of a first semiconducting material, where the first semiconducting material is epitaxially grown to have a crystal structure of a first substrate. The semiconductor device further includes a layer of a second semiconducting material disposed adjacent to the layer of the first semiconducting material to form a heterojunction with the layer of the first semiconducting material. The semiconductor device further includes a first component that is electrically coupled to the heterojunction, and a second substrate that is bonded to the layer of the first semiconducting material.Type: GrantFiled: May 10, 2018Date of Patent: November 22, 2022Assignee: Analog Devices, Inc.Inventors: Puneet Srivastava, James G. Fiorenza
-
Publication number: 20220361833Abstract: One embodiment is circuitry for implementing a baseline restoration (“BLR”) circuit for a photon-counting computed tomography (“PCCT”) signal chain, the circuitry comprising a multi-level discriminator circuit for receiving a shaper voltage from the PCCT signal chain, the discriminator circuit outputting a digital signal indicative of one of a range of voltages within which the shaper voltage falls; a digital-to-analog converter (“DAC”) connected to receive the digital signal output from the discriminator circuit, the DAC converting the received digital signal to a corresponding active reference voltage; and a feedback circuit that injects a cancellation current proportional to the difference between the shaper voltage and the active reference voltage at the input of the PCCT signal chain.Type: ApplicationFiled: April 20, 2022Publication date: November 17, 2022Applicant: Analog Devices, Inc.Inventors: Matthew A. WOODRUFF, Patrick S. RIEHL
