Patents Assigned to ATI Technologies, Inc.
-
Patent number: 7539843Abstract: The present invention is directed to a method, computer program product, and system for processing memory access requests. The method includes the following features. First, page table entries of a page table are organized into at least one fragment that maps logical memory to at least one of logical memory or physical memory. The at least one fragment has a fragment size and an alignment boundary. Then, a subset of the page table entries stored in one of a plurality of cache banks is accessed to determine a mapping between a first logical memory address and at least one of a second logical memory address or a physical memory address. Each cache bank is configured to store at least one page table entry corresponding to a fragment of a predetermined set of fragment sizes and a predetermined alignment boundary.Type: GrantFiled: October 13, 2006Date of Patent: May 26, 2009Assignee: ATI Technologies, Inc.Inventors: Warren F. Kruger, Wade K. Smith
-
Publication number: 20090125702Abstract: A single instruction, multiple data (SIMD) processor including a plurality of addressing register sets, used to flexibly calculate effective operand source and destination memory addresses is disclosed. Two or more address generators calculate effective addresses using the register sets. Each register set includes a pointer register, and a scale register. An address generator forms effective addresses from a selected register set's pointer register and scale register; and an offset. For example, the effective memory address may be formed by multiplying the scale value by an offset value and summing the pointer and the scale value multiplied by the offset value.Type: ApplicationFiled: August 29, 2008Publication date: May 14, 2009Applicant: ATI Technologies Inc.Inventors: Richard J. Selvaggi, Larry A. Pearlstein
-
Patent number: 7530007Abstract: A receiver employs iterative decoding of packet data, where the packet data represents a data frame encoded with at least two logical dimensions. A logical dimension refers to a layer, or sub-layer, of a layered network architecture. Consequently, a first logical dimension of encoding might refer to error detection in a packet frame at the data link layer, while a second logical dimension of coding might refer to error detection/correction encoding at a physical layer. For example, a data frame might be divided into several packets, each with a corresponding cyclic redundancy check (CRC) value as coding in the first logical dimension, which are then transmitted with a convolutional code as coding in the second logical dimension. The receiver performs iterative decoding in the first and second logical dimensions until either i) all errors are identified and corrected or ii) another type of stopping condition is met.Type: GrantFiled: November 18, 2005Date of Patent: May 5, 2009Assignee: ATI Technologies Inc.Inventors: Azzedine Touzni, Ravikiran Rajagopal
-
Patent number: 7526427Abstract: A system and methods are described for processing digital audio stream data from received transport streams. A transport stream parser identifies particular transport packets related to audio stream data. The transport stream parser enables audio parser and provides packet identifiers of the particular transport packets to the audio parser. The audio parser selects the particular transport packets from a transport stream. The audio parser discards transport packets not related to specific audio types and provides packetized elementary stream audio data to an audio decoding system. The packetized elementary audio stream data is processed into an I2S elementary stream and decoded into pulse-coded modulation (PCM) audio data for output through an external audio receiver, such as through a digital to analog converter. The packetized elementary stream data and I2S elementary stream data are also stored in memory for playback requests generated by the audio decoding system at a later time.Type: GrantFiled: March 6, 2001Date of Patent: April 28, 2009Assignee: ATI Technologies, Inc.Inventor: Branko D. Kovacevic
-
Publication number: 20090091569Abstract: An apparatus for rendering an image includes a command binning module. The command binning module generates binned image information by classifying command information into bins that each correspond to a display tile of an image to be rendered. The command binning module generates image depth information for each display tile based on the binned command information.Type: ApplicationFiled: October 8, 2007Publication date: April 9, 2009Applicant: ATI Technologies Inc.Inventors: Petri O. Nordlund, Mika H. Tuomi
-
Publication number: 20090086865Abstract: A differential signal comparator includes an input circuit operative to provide an absolute input current difference value that is associated with the absolute difference of differential input signal levels, and a reference circuit operative to provide an absolute reference current difference value that is associated with the absolute difference of the reference signal levels. Current comparison of the absolute input current difference value with the absolute reference current difference value identify whether an input differential signal is bigger than the reference noise level and should be processed, or an input differential signal is smaller than the reference noise level and should not be processed.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Applicant: ATI Technologies, Inc.Inventors: Oleg Drapkin, Grigori Temkine
-
Patent number: 7509515Abstract: A system and method for transmitting client phase information to a host device over a bidirectional data link is described. Embodiments include detecting a phase of a clock signal relative to a data signal transmitted between a host device and a client device over a bidirectional data link. The data link includes one or more data lines each configured to transmit a corresponding bit of the data signal. The phase is encoded as client phase information and transmitted between the host and client device over the one or more data lines. The client phase information is transmitted during an electrical turnaround time period of the bidirectional data link between a read and write operation over the data link.Type: GrantFiled: September 19, 2005Date of Patent: March 24, 2009Assignee: ATI Technologies, Inc.Inventors: Joseph Macri, Steven Morein, Claude Gauthier, Ming-Ju E. Lee, Lin Chen
-
Patent number: 7499545Abstract: A method and systems are provided for creating an authentication of secure communications between a software video driver and a video display. A video driver transmitting digital video data deemed high-bandwidth digital content, to a display, performs authentication to determine if a secure connection has been established with a display. The video driver and the display both generate encryption keys that are compared to ensure that the display used is authorized for secure communications. A single stream of video data is encrypted using the secret keys. A first encryption key encrypts even-numbered pixels in the single stream of video data. A second encryption key encrypts odd-numbered pixels in the single stream of video data. The stream is split into two streams of data, which are transmitted to a display. The display decrypts each of the streams of encrypted video data and merges them to re-create the original stream of video data.Type: GrantFiled: February 5, 2001Date of Patent: March 3, 2009Assignee: ATI Technologies, Inc.Inventor: Stephen A. Bagshaw
-
Patent number: 7495477Abstract: The present disclosure relates to a differential signaling circuit including differential signaling circuitry having at least one output and one input, that can operate in multiple mode of operations while using a single, low voltage supply source. Two or more switches are included and configured to selectively couple a supply voltage to the output dependent on a mode of operation of the differential signaling circuitry. The circuit also includes a switch control biasing circuit operatively coupled to at least one of the switches and to the output of the differential signaling circuitry. The switch control biasing circuit provides a switch control biasing voltage to control a state of the switch based on a voltage level of the output. Further, a bulk biasing circuit is included and operatively coupled to the switch. The bulk biasing circuit selectively provides a bulk biasing voltage to the switch based on the voltage level of the output.Type: GrantFiled: July 31, 2007Date of Patent: February 24, 2009Assignee: ATI Technologies, Inc.Inventors: Junho Cho, Nancy Chan, Ramesh Senthinathan, Stephen Yue, Richard W. Fung
-
Patent number: 7486297Abstract: The present invention provides a method and apparatus for image processing using a graphics processor in a handheld device including a first memory device receiving a video input signal containing encoded video frame having a plurality of portions of encoded video frame data. The first memory device has a storage capacity less than all of the plurality portions of the encoded video frame data. The method and apparatus further includes the graphics processor coupled to the first memory device, wherein the graphics processor receives the first portion of the encoded video frame data and generates a first graphics portion. A second memory device receives the first graphics portion and stores the first graphics portion therein. As such, the encoded video frame is processed on a portion-by-portion basis using the first memory device and the second memory device in conjunction with the graphics processor.Type: GrantFiled: September 22, 2003Date of Patent: February 3, 2009Assignee: ATI Technologies, Inc.Inventors: Ioannis Kouramanis, Maxim Smirnov, Milivoje Aleksic
-
Patent number: 7487378Abstract: An asymmetrical IO method and system are described. In one embodiment, a host device includes shared resources for data synchronization of the host device and a client device. The shared resources include a shared phase interpolator. In an embodiment, data lines between the host and client are also used to transmit phase information from the client device to the host device, obviating the need for additional, dedicated lines or pins.Type: GrantFiled: September 19, 2005Date of Patent: February 3, 2009Assignee: ATI Technologies, Inc.Inventors: Stephen Morein, Joseph Macri, Claude Gauthier, Ming-Ju E. Lee, Lin Chen
-
Patent number: 7477325Abstract: An audio/video separator provides a high-performance and cost-effective solution to analog TV reception with only one A/D converter and a minimum of analog IF components. The apparatus may operate on a digitized TV signal and, when integrated with a digital video processor, process video signals while separating audio signals. The resultant audio and video signals may be considered to have excellent signal quality due to highly optimized demodulation architecture and digital signal processing techniques on both audio and video data paths.Type: GrantFiled: March 29, 2004Date of Patent: January 13, 2009Assignee: ATI Technologies, Inc.Inventors: Daniel Q. Zhu, Hulyalkar N. Samir, Binning Chen, Raul A. Casas, Dongsheng Wu
-
Patent number: 7447869Abstract: A method and apparatus for fragment processing in a virtual memory system are described. Embodiments of the invention include a coprocessor comprising a virtual memory system for accessing a physical memory. Page table logic and fragment processing logic scan a page table having a fixed, relatively small page size. The page table is broken into fragments made up of pages that are contiguous in physical address space and logical address space and have similar attributes. Fragments in logical address space begin on known boundaries such that the boundary indicates both a starting address of a fragment and the size of the fragment. Corresponding fragments in physical address space can begin anywhere, thus making the process transparent to physical memory. A fragment field in a page table entry conveys both fragment size and boundary information.Type: GrantFiled: April 7, 2005Date of Patent: November 4, 2008Assignee: ATI Technologies, Inc.Inventors: W. Fritz Kruger, Wade K Smith, Robert A. Drebin
-
Patent number: 7440677Abstract: To detect at least one of a copy protection indicator and a redistribution control indicator in an analog video signal, the video format of the analog video signal is determined, e.g., by detecting the horizontal frequency and vertical frequency of the signal. Based at least on the determined video format, a region of the analog video signal that may contain the indicator is identified. The region may for example be one or more video lines in a vertical blanking interval. The region is examined until the indicator is detected. The indicator is confirmed, e.g., by re-detecting one or more occurrences of the same indicator value(s) later in the video signal. Once confirmed, the indicated copy protection and/or redistribution control may be effected by limiting either or both of copying and redistribution of the analog video signal. The indicator may for example be Copy Generation Management System Analog plus Redistribution Control (CGMS-A+RC) information.Type: GrantFiled: December 23, 2004Date of Patent: October 21, 2008Assignee: ATI Technologies Inc.Inventor: David A. Strasser
-
Patent number: 7434024Abstract: A single instruction, multiple data (SIMD) processor including a plurality of addressing register sets, used to flexibly calculate effective operand source and destination memory addresses is disclosed. Two or more address generators calculate effective addresses using the register sets. Each register set includes a pointer register, and a scale register. An address generator forms effective addresses from a selected register set's pointer register and scale register; and an offset. For example, the effective memory address may be formed by multiplying the scale value by an offset value and summing the pointer and the scale value multiplied by the offset value.Type: GrantFiled: August 30, 2004Date of Patent: October 7, 2008Assignee: ATI Technologies, Inc.Inventors: Richard J. Selvaggi, Larry A. Pearlstein
-
Patent number: 7434034Abstract: The result of eight find_min_16 of lookup-min_16, find_max_l6x, lookup_max_16 instructions may be stored in memory storage units of operand storage 24, using SIMD at addressing techniques detailed in U.S. patent application Ser. No. 10/929,992, filed Aug. 30, 2004 and entitled SIMD PROCESSOR AND ADDRESSING METHOD.Type: GrantFiled: September 13, 2004Date of Patent: October 7, 2008Assignee: ATI Technologies Inc.Inventors: Richard J. Selvaggi, Larry A. Pearlstein
-
Publication number: 20080231482Abstract: An apparatus for processing variable length coded data includes a coefficient buffer unit and several lookup tables. The coefficient buffer unit includes a coefficient memory and an index register for storing an indication of a non-zero nature of coefficients stored in the coefficient memory. Advantageously, the lookup tables may be altered to adapt the apparatus for processing variable length coded data to handle encoding or decoding video adhering to a specific standard. Furthermore, the lookup tables may be adapted to accelerate the determination of the presence of escape codes and the subsequent handling of the escape codes.Type: ApplicationFiled: June 5, 2008Publication date: September 25, 2008Applicant: ATI Technologies Inc.Inventors: Larry A. Pearlstein, Richard Sita, Richard J. Selvaggi
-
Patent number: 7427990Abstract: A system for decoding a video bitstream and a method for replacing image data in a motion prediction cache are described. For each of the cache lines, a tag distance between pixels stored in the cache line and uncached pixels that are to be stored in the cache is calculated. The calculated tag distance is used to determine whether the pixels are outside a local image area defined about the uncached pixels. Pixels determined to be outside the local image area are replaced with the uncached pixels. The motion prediction cache can be organized as sets of cache lines and the method can be performed for each of the cache lines in one of the sets. The definition of the sets can be changed in response to cache performance. Similarly, the local image area can be redefined in response to cache performance.Type: GrantFiled: January 30, 2006Date of Patent: September 23, 2008Assignee: ATI Technologies, Inc.Inventor: Greg Sadowski
-
Patent number: D579880Type: GrantFiled: December 12, 2006Date of Patent: November 4, 2008Assignee: ATI Technologies Inc.Inventors: Blair A. Birmingham, John R. Shaw, John Giordano, Miro Glisch, Colin Szeto
-
Patent number: D591244Type: GrantFiled: July 29, 2008Date of Patent: April 28, 2009Assignee: ATI Technologies Inc.Inventors: Blair A. Birmingham, John R. Shaw, John Giordano, Miro Glisch, Colin Szeto