Patents Assigned to Broadcom
-
Patent number: 6304598Abstract: A method is provided for reducing power dissipation within a communications system having a plurality of adaptive filters with a plurality of taps, each tap is switchable between an active and an inactive state, each tap also has a coefficient. An acceptable error for the system is specified. This error is typically the mean squared error of the system. A tap threshold is set for each active tap. Those taps having a coefficient with an absolute value less than the tap threshold set for the active tap are deactivated. The error of the system is computed and compared to the acceptable system error. If the computed system error is less than the acceptable system error, the tap threshold for each active tap is increased.Type: GrantFiled: August 28, 1998Date of Patent: October 16, 2001Assignee: Broadcom CorporationInventors: Oscar E. Agazzi, John L. Creigh, Mehdi Hatamian
-
Patent number: 6304596Abstract: A modem and method for operating same. A receiver circuit of the modem is coupled to receive a continuous analog signal from a communication channel. This analog signal includes both packet and idle information. The receiver circuit monitors the analog signal to detect the presence of idle information. Upon detecting idle information, the receiver circuit enters a standby mode in which the processing requirements of the receiver circuit are reduced. A burst mode protocol is also provided, in which packets of digital information are modulated by a transmitter circuit of the modem, thereby converting the packets of digital information into analog signal bursts of discrete duration. These analog signal bursts are transmitted from the transmitter circuit to a telephone line. However, the transmitter circuit does not generate any signals between the analog signal bursts. A receiver circuit monitors the telephone line to detect the analog signal bursts.Type: GrantFiled: November 23, 1999Date of Patent: October 16, 2001Assignee: Broadcom Homenetworking, Inc.Inventors: Larry C. Yamano, John T. Holloway, Edward H. Frank, Tracy D. Mallory, Alan G. Corry, Craig S. Forrest, Kevin H. Peterson, Timothy B. Robinson, Dane Snow
-
Patent number: 6304621Abstract: Carrier signals modulated by information (video and/or data) signals are received through a cable and are converted to modulated signals at an intermediate frequency. The IF signals are sampled at a particular frequency to produce digital information signals. The digital information signals are introduced to a variable interpolator which produces first digital signals. The first digital signals are introduced to a complex multiplier which produces second digital signals. The second digital signals pass to an adaptive equalizer which selects for each of the second signals in accordance with the amplitude of such second signals, an individual one of a multitude of amplitude levels involved in quadrature amplitude modulation. These selected amplitude levels represent the information (video and/or data). The output signals from the adaptive equalizer are introduced to a first signal recovery loop which includes a first numerically controlled oscillator.Type: GrantFiled: May 13, 1998Date of Patent: October 16, 2001Assignee: Broadcom CorporationInventors: Henry Samueli, Loke K. Tan, Jeffrey S. Putnam
-
Patent number: 6295012Abstract: High-performance, digital-to-analog conversion (DAC) suitable for use in systems implemented with low-voltage, low-power integrated circuit fabrication processes is disclosed. Encoder circuitry receives a binary number for which an analog representation is sought. Segments of the binary number are thermometer encoded and complemented to provide signals to drive analog conversion circuitry. The analog conversion circuitry includes sets of current cells, with each cell in a set contributing an equal amount to one or the other of the complementary legs of the analog output of the converter. Each current cell is a fully differential current switch with charge canceling, fed by a regulated cascode current source. The regulated cascode current source offers uncharacteristically high impedance that contributes to good circuit performance even in low-voltage, low-power implementations. Other design factors of the current cell contribute significantly to overall performance.Type: GrantFiled: August 25, 1999Date of Patent: September 25, 2001Assignee: Broadcom CorporationInventor: David Vetea Greig
-
Publication number: 20010022813Abstract: A system for reducing the complexity of an adaptive decision feedback equalizer, for use in connection with a dual-mode QAM/VSB receiver system is disclosed. QAM and VSB symbols, which are expressed in two's compliment notation, include an extra bit required to compensate for a fixed offset term introduced by the two's compliment numbering system. A decision feedback equalizer includes a decision feedback filter section which operates on symbolic decisions represented by a wordlength which excludes the added bit representing the offset. The vestigal word is convolved with the decision feedback filter's coefficients, while a DC component, corresponding to the excluded bit, is convolved with the same coefficient values in a correction filter. The two values are summed to provide an ISI compensation signal at the input of a decision device such as a slicer. A DC component representing a pilot tone in VSB transmission systems also introduces a DC component, and additional bits, to a VSB wordlength.Type: ApplicationFiled: February 27, 2001Publication date: September 20, 2001Applicant: Broadcom CorporationInventors: Loke Kun Tan, Tian-Min Liu, Hing Ada T. Hung
-
Patent number: 6288604Abstract: An amplifier circuit is responsive to an input data signal which is substantially DC balanced. The amplifier circuit is operative to generate an amplified data signal, and includes: a limiting amplifier responsive to the input data signal and to an error correcting signal, the limiting amplifier being operative to generate the amplified data signal; a feed back circuit responsive to a signal proportional to the amplified data signal, the feed back circuit being operative to generate the error correcting signal. The feed back circuit includes: a low pass filter responsive to the signal proportional to the amplified data signal, and operative to generate a filtered signal; and an error amplifier responsive to the filtered signal, and operative to provide the error correcting signal to the limiting amplifier; whereby offset voltage caused by process characteristics of the limiting amplifier, and temperature variations in the limiting amplifier are canceled by the error correcting feedback signal.Type: GrantFiled: February 3, 1999Date of Patent: September 11, 2001Assignee: Broadcom CorporationInventors: Cheng-chung Shih, Jiann-chyi Shieh
-
Patent number: 6289047Abstract: A method for dynamically regulating the power consumption of a high-speed integrated circuit which includes a multiplicity of processing blocks. A first metric and a second metric, which are respectively related to a first performance parameter and a second performance parameter of the integrated circuit, are defined. The first metric is set at a pre-defined value. Selected blocks of the multiplicity of processing blocks are disabled in accordance with a set of pre-determined patterns. The second metric is evaluated, while the disabling operation is being performed, to generate a range of values of the second metric. Each of the values corresponds to the pre-defined value of the first metric. A most desirable value of the second metric is determined from the range of values and is matched to a corresponding pre-determined pattern. The integrated circuit is subsequently operated with selected processing blocks disabled in accordance with the matching pre-determined pattern.Type: GrantFiled: September 3, 1999Date of Patent: September 11, 2001Assignee: Broadcom CorporationInventors: Oscar E. Agazzi, John L. Creigh, Mehdi Hatamian, Henry Samueli
-
Publication number: 20010019581Abstract: A startup protocol is provided for use in a communications system having a communications line with a master transceiver at a first end and a slave transceiver at a second end, each transceiver having a noise reduction system, a timing recovery system and at least one equalizer all converging at startup of the system. The operation of the startup protocol is partitioned into stages. The first stage includes the step of converging the equalizer and the timing recovery system of the slave while converging the noise reduction system of the master. Upon completion of the first stage the protocol enters a second stage which includes the step of converging the equalizer and the timing recovery system of the master, converging the noise reduction system of the slave, freezing the timing recovery system of the slave, and resetting the noise reduction system of the master.Type: ApplicationFiled: February 12, 2001Publication date: September 6, 2001Applicant: Broadcom CorporationInventor: Oscar E. Agazzi
-
Publication number: 20010019584Abstract: A method and a system for providing ISI compensation to an input signal in a bifurcated manner. ISI compensation is provided in two stages, a first stage compensates ISI components induced by characteristics of a transmitter's partial response pulse shaping filter, a second stage compensates ISI components induced by characteristics of a multi-pair transmission channel. First stage ISI compensation is performed in an inverse response filter having a characteristic feedback gain factor K, during system start-up. Second stage ISI compensation is performed by a single DFE in combination with a MDFE operating on tentative decisions output from a Viterbi decoder. As the DFE of the second stage reaches convergence, the feedback gain factor K of the first stage is ramped to zero.Type: ApplicationFiled: May 15, 2001Publication date: September 6, 2001Applicant: Broadcom CorporationInventors: Oscar E. Azazzi, David Kruse, Arthur Abnous, Mehdi Hatamian
-
Patent number: 6285348Abstract: A method and system for providing antialiasing of a graphical image on a display from data describing at least one object is disclosed. The display includes a plurality of pixels. The method and system include providing a plurality of fragments for the at least one object. A portion of the plurality of fragments intersects a pixel of the plurality of pixels. Each of the plurality of fragments includes a depth value, a slope of the depth value, and an indication of a portion of a corresponding pixel that is intersected. The method and system include calculating a plurality of subpixel depth values for a fragment of the plurality of fragments. The plurality of subpixel depth values is calculated using the depth value and the slope of the depth value of the fragment. The method and system include determining whether to store a portion of the fragment based on the plurality of subpixel depth values for the fragment and the indication of the extent the corresponding pixel is intersected by the fragment.Type: GrantFiled: April 22, 1999Date of Patent: September 4, 2001Assignee: Broadcom CorporationInventor: Michael C. Lewis
-
Patent number: 6285865Abstract: An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programable attenuation and a programable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator.Type: GrantFiled: November 12, 1999Date of Patent: September 4, 2001Assignee: Broadcom CorporationInventors: Pieter Vorenkamp, Klaas Bult, Frank Carr
-
Patent number: 6272173Abstract: A method for reducing a propagation delay of a digital filter. The digital filter has an input path and an output path and includes a set of delay elements and a number of taps. The taps couples the input path to the output path. Each of the taps includes a coefficient, a multiplier and an adder. Each of the delay elements is disposed between two adjacent taps. The delay elements are placed in both the input path and the output path of the digital filter, such that the digital filter has fewer delay elements in the input path than a direct-form digital filter having the same number of taps in a direct-form structure and has fewer delay elements in the output path than a transposed-form digital filter having the same number of taps in a transposed-form structure, and such that the digital filter has same transfer function as the direct-form digital filter and the transposed-form digital filter.Type: GrantFiled: November 9, 1999Date of Patent: August 7, 2001Assignee: Broadcom CorporationInventor: Mehdi Hatamian
-
Patent number: 6268816Abstract: Binary indications are converted to an analog representation with significant reduction in ringing at the transitions between successive binary indications and in the period during each binary indication. The binary indications are disposed in a row-and-column matrix to provide a thermometer code. Each stage of the converter includes a decoder and latch arranged so the decoder inputs settle before the latch is set by the clock pulses. The stages are implemented in complementary CMOS. Complementary transistors are biased so one transistor of the pair is driven to the rail while the other transistor of the pair floats. A dummy CMOS transistor is used to balance the number of transistors in the decoder paths.Type: GrantFiled: January 3, 2001Date of Patent: July 31, 2001Assignee: Broadcom CorporationInventors: Klaas Bult, Chi-Hung Lin
-
Publication number: 20010010096Abstract: Requests are processed to transmit data packets upstream from a cable modem to a cable headend in a manner that minimizes the use of CPU operations and/or memory capacity. Data packets to be transmitted upstream are stored at the cable modem. The data packets each have a given transmission data byte length value. Burst profiles are received successively at the cable modem. Each time a new bust profile is received, a set of physical data length values corresponding to respective transmission data byte length values is calculated from the parameters of the received burst profile. The calculated set of physical data length values is stored in memory so the individual values can be retrieved from the transmission data byte length values again and again, rather than being re-calculated each time a conversion is made from transmission data byte length values to physical data length values. The same set of physical data length values is used until a new burst profile is received by the cable modem.Type: ApplicationFiled: February 27, 2001Publication date: July 26, 2001Applicant: Broadcom CorporationInventors: John Daniel Horton, Scott Hollums, Chris Roussel
-
Patent number: 6266350Abstract: A network interface is presented that receives packet data from a shared medium and accomplishes the signal processing required to convert the data packet to host computer formatted data separately from receiving the data packet. The network interface receives the data packet, converts the analog signal to a digitized signal, and stores the resulting sample packet in a storage queue. An off-line processor, which may be the host computer itself, performs the signal processing required to interpret the sample packet. In transmission, the off-line process converts host-formatted data to a digitized version of a transmission data packet and stores that in a transmission queue. A transmitter converts the transmission data packet format and transmits the data to the shared medium.Type: GrantFiled: May 9, 2000Date of Patent: July 24, 2001Assignee: Broadcom HomeNetworking, Inc.Inventors: Eric Ojard, Jason Trachewsky, John T. Holloway, Edward H. Frank, Kevin H. Peterson
-
Publication number: 20010008430Abstract: An integrated receiver with channel selection and image rejection substantially implemented on a single CMOS integrated circuit is described. A receiver front end provides programable attenuation and a programable gain low noise amplifier. Frequency conversion circuitry advantageously uses LC filters integrated onto the substrate in conjunction with image reject mixers to provide sufficient image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. The filters utilize multi track spiral inductors. The filters are tuned using local oscillators to tune a substitute filter, and frequency scaling during filter component values to those of the filter being tuned. In conjunction with filtering, frequency planning provides additional image rejection. The advantageous choice of local oscillator signal generation methods on chip is by PLL out of band local oscillation and by direct synthesis for in band local oscillator.Type: ApplicationFiled: January 19, 2001Publication date: July 19, 2001Applicant: Broadcom CorporationInventors: Frank Carr, Pieter Vorenkamp
-
Patent number: 6259745Abstract: A power efficient and reduced electromagnetic interference (EMI) emissions transmitter for unshielded twisted pair (UTP) data communication applications. Transmit data is processed by a digital filter. The digital filter output data is converted to a current-mode analog waveform by a digital-to-analog converter (DAC). The digital filter is integrated with the DAC binary decoder in a memory device such as a ROM with time multiplexed output. DAC line driver cells are adaptively configurable to operate in either a class-A or a class-B mode depending on the desired operational modality. A discrete-time analog filter is integrated with the DAC line driver to provide additional EMI emissions suppression. An adaptive electronic transmission signal cancellation circuit separates transmit data from receive data in a bidirectional communication system operating in full duplex mode.Type: GrantFiled: October 29, 1999Date of Patent: July 10, 2001Assignee: Broadcom CorporationInventor: Kevin T. Chan
-
Patent number: 6256317Abstract: A packet-switched multiple-access network system with a distributed fair priority queuing media access control protocol that provides multiple levels of priority of access and fair collision resolution with improved performance is disclosed. In one embodiment, the system provides high-speed transport of multimedia information on a shared channel. Further, in one embodiment, MAC level side-band signaling that is usefull to other levels of the network protocol (e.g., the physical layer) is also provided.Type: GrantFiled: February 19, 1998Date of Patent: July 3, 2001Assignee: Broadcom HomeNetworking, Inc.Inventors: John T. Holloway, Jason Trachewsky, Henry Ptasinski
-
Patent number: 6252904Abstract: A method and a system for providing an input signal from a multiple decision feedback equalizer to a decoder based on a tail value and a subset of coefficient values received from a decision-feedback equalizer. A set of pre-computed values based on the subset of coefficient values is generated. Each of the pre-computed values is combined with the tail value to generate a tentative sample. One of the tentative samples is selected as the input signal to the decoder. In one aspect of the system, tentative samples are saturated and then stored in a set of registers before being outputted to a multiplexer which selects one of the tentative samples as the input signal to the decoder.Type: GrantFiled: August 9, 1999Date of Patent: June 26, 2001Assignee: Broadcom CorporationInventors: Oscar E. Agazzi, David Kruse, Arthur Abnous, Mehdi Hatamian
-
Patent number: 6253345Abstract: A method and a system for decoding information signals encoded in accordance with a multi-state encoding scheme and transmitted over a multi-dimensional transmission channel by computing a distance of a received word from a codeword. One-dimensional (1D) input signals are processed in a pair of symbol decoders, implemented as look-up tables, to produce a pair of 1D errors, with each representing a distance metric between the input signal and a symbol in one of two disjoint symbol-subsets. The 1D errors are combined based on the multi-state encoding scheme in order to produce a set of multi-dimensional error terms. Each of the multi-dimensional error terms corresponds to a distance between a received word and a nearest codeword.Type: GrantFiled: August 9, 1999Date of Patent: June 26, 2001Assignee: Broadcom CorporationInventors: Oscar E. Agazzi, David Kruse, Arthur Abnous, Mehdi Hatamian