Patents Assigned to Cree, Inc.
-
Patent number: 10910352Abstract: At least one array of LEDs (e.g., in a flip chip configuration) is supported by a substrate having a light extraction surface overlaid with at least one lumiphoric material. Light segregation elements registered with gaps between LEDs are configured to reduce interaction between emissions of different LEDs and/or lumiphoric material regions to reduce scattering and/or optical crosstalk, thereby preserving pixel-like resolution of the resulting emissions. Light segregation elements may be formed by mechanical sawing or etching to define grooves or recesses in a substrate, and filling the grooves or recesses with light-reflective or light-absorptive material. Light segregation elements external to a substrate may be defined by photolithographic patterning and etching of a sacrificial material, and/or by 3D printing.Type: GrantFiled: May 16, 2019Date of Patent: February 2, 2021Assignee: Cree, Inc.Inventors: John Edmond, Matthew Donofrio, Jesse Reiherzer, Peter Scott Andrews, Joseph G. Clark, Kevin Haberern
-
Patent number: 10910481Abstract: A semiconductor device includes a semiconductor body and an insulated gate contact on a surface of the semiconductor body over an active channel in the semiconductor device. The insulated gate contact includes a channel mobility enhancement layer on the surface of the semiconductor body, a diffusion barrier layer over the channel mobility enhancement layer, and a dielectric layer over the diffusion barrier layer. By using the channel mobility enhancement layer in the insulated gate contact, the mobility of the semiconductor device is improved. Further, by using the diffusion barrier layer, the integrity of the gate oxide is retained, resulting in a robust semiconductor device with a low on-state resistance.Type: GrantFiled: November 5, 2014Date of Patent: February 2, 2021Assignee: Cree, Inc.Inventors: Daniel Jenner Lichtenwalner, Lin Cheng, John Williams Palmour
-
Patent number: 10903268Abstract: Pixelated-LED chips and related methods are disclosed. A pixelated-LED chip includes an active layer with independently electrically accessible active layer portions arranged on or over a light-transmissive substrate. The active layer portions are configured to illuminate different light-transmissive substrate portions to form pixels. Various enhancements may beneficially provide increased contrast (i.e., reduced cross-talk between pixels) and/or promote inter-pixel illumination homogeneity, without unduly restricting light utilization efficiency. In some aspects, an underfill material with improved surface coverage is provided between adjacent pixels of a pixelated-LED chip. The underfill material may be arranged to cover all lateral surfaces between the adjacent pixels. In some aspects, discontinuous substrate portions are formed before application of underfill materials. In some aspects, a wetting layer is provided to improve wicking or flow of underfill materials during various fabrication steps.Type: GrantFiled: August 31, 2020Date of Patent: January 26, 2021Assignee: CREE, INC.Inventors: Peter Scott Andrews, Steven Wuester
-
Patent number: 10903265Abstract: Pixelated-LED chips and related methods are disclosed. A pixelated-LED chip includes an active layer with independently electrically accessible active layer portions arranged on or over a light-transmissive substrate. The active layer portions are configured to illuminate different light-transmissive substrate portions to form pixels. Various enhancements may beneficially provide increased contrast (i.e., reduced cross-talk between pixels) and/or promote inter-pixel illumination homogeneity, without unduly restricting light utilization efficiency. In some aspects, an underfill material with improved surface coverage is provided between adjacent pixels of a pixelated-LED chip. The underfill material may be arranged to cover all lateral surfaces between the adjacent pixels. In some aspects, discontinuous substrate portions are formed before application of underfill materials. In some aspects, a wetting layer is provided to improve wicking or flow of underfill materials during various fabrication steps.Type: GrantFiled: December 21, 2018Date of Patent: January 26, 2021Assignee: CREE, INC.Inventors: Peter Scott Andrews, Steven Wuester
-
Patent number: 10897000Abstract: Light emitting diodes, components, and related methods, with improved performance over existing light emitting diodes. In some embodiments, light emitter devices included herein include a submount, a light emitter, a light affecting material, and a wavelength conversion component. Wavelength conversion components provided herein include a transparent substrate having an upper surface and a lower surface, and a phosphor compound disposed on the upper surface or lower surface, wherein the wavelength conversion component is configured to alter a wavelength of a light emitted from a light source when positioned proximate to the light source.Type: GrantFiled: April 10, 2019Date of Patent: January 19, 2021Assignee: Cree, Inc.Inventors: Peter Scott Andrews, Jesse Colin Reiherzer, Amber C. Abare
-
Patent number: 10892383Abstract: An LED package comprising a submount having a top and bottom surface with a plurality of top electrically and thermally conductive elements on its top surface. An LED is included on one of the top elements such that an electrical signal applied to the top elements causes the LED to emit light. The electrically conductive elements also spread heat from the LED across the majority of the submount top surface. A bottom thermally conductive element is included on the bottom surface of said submount and spreads heat from the submount, and a lens is formed directly over the LED. A method for fabricating LED packages comprising providing a submount panel sized to be separated into a plurality of LED package submounts. Top conductive elements are formed on one surface of the submount panel for a plurality of LED packages, and LEDs are attached to the top elements. Lenses are molded over the LEDs and the substrate panel is singulated to separate it into a plurality of LED packages.Type: GrantFiled: May 6, 2015Date of Patent: January 12, 2021Assignee: Cree, Inc.Inventors: Bernd Keller, Thomas Cheng-Hsin Yuan, Nicholas W Medendorp, Jr.
-
Patent number: 10892356Abstract: An apparatus includes a substrate. The apparatus further includes a group III-nitride buffer layer on the substrate; a group III-nitride barrier layer on the group III-nitride buffer layer, the group III-nitride barrier layer including a higher bandgap than a bandgap of the group III-nitride buffer layer. The apparatus further includes a source electrically coupled to the group III-nitride barrier layer; a gate electrically coupled to the group III-nitride barrier layer; a drain electrically coupled to the group III-nitride barrier layer; and a p-region being at least one of the following: in the substrate or on the substrate below said group III-nitride barrier layer.Type: GrantFiled: April 5, 2019Date of Patent: January 12, 2021Assignee: CREE, INC.Inventors: Saptharishi Sriram, Thomas Smith, Alexander Suvorov, Christer Hallin
-
Patent number: 10886396Abstract: A transistor device having a deep recessed P+ junction is disclosed. The transistor device may comprise a gate and a source on an upper surface of the transistor device, and may include at least one doped well region, wherein the at least one doped well region has a first conductivity type that is different from a conductivity type of a source region within the transistor device and the at least one doped well region is recessed from the upper surface of the transistor device by a depth. The deep recessed P+ junction may be a deep recessed P+ implanted junction within a source contact area. The deep recessed P+ junction may be deeper than a termination structure in the transistor device. The transistor device may be a Silicon Carbide (SiC) MOSFET device.Type: GrantFiled: October 1, 2018Date of Patent: January 5, 2021Assignee: Cree, Inc.Inventors: Qingchun Zhang, Brett Hull
-
Patent number: 10886198Abstract: A device comprises a base, a die, leads, and an electrically-insulating die housing covering the die. The base comprises a die mounting section in which the die is mounted. The leads extend away from the die mounting section and are electrically connected to the die. The base further comprises a base mounting section and a recessed section. The recessed section comprises a recess between the die mounting section and the base mounting section. The base further comprises a first side, a second side opposing the first side, and a thickness measured between the first and second sides. The thickness of the base throughout the recessed section is less than the thickness of the base throughout the base mounting section. The base further comprises an opening extending at least through the base mounting section from the first side to the second side.Type: GrantFiled: June 23, 2020Date of Patent: January 5, 2021Assignee: CREE, INC.Inventors: Sung Chul Joo, Bradley Millon, Erwin Cohen
-
Patent number: 10886189Abstract: A semiconductor die includes a substrate, a first passivation layer over the substrate, and a second passivation layer over the first passivation layer and the substrate. The substrate has boundaries defined by a substrate termination edge. The first passivation layer is over the substrate such that it terminates at a first passivation termination edge that is inset from the substrate termination edge by a first distance. The second passivation layer is over the first passivation layer and the substrate such that it terminates at a second passivation termination edge that is inset from the substrate termination edge by a second distance. The second distance is less than the first distance such that the second passivation layer overlaps the first passivation layer.Type: GrantFiled: May 1, 2019Date of Patent: January 5, 2021Assignee: Cree, Inc.Inventors: Chris Hardiman, Kyoung-Keun Lee, Fabian Radulescu, Daniel Namishia, Scott Thomas Sheppard
-
Patent number: 10879435Abstract: Light emitting diodes, components, and related methods, with improved performance over existing light emitting diodes. In some embodiments, light emitter devices included herein include a submount, a light emitter, a light affecting material, and a wavelength conversion component. Wavelength conversion components provided herein include a transparent substrate having an upper surface and a lower surface, and a phosphor compound disposed on the upper surface or lower surface, wherein the wavelength conversion component is configured to alter a wavelength of a light emitted from a light source when positioned proximate to the light source.Type: GrantFiled: February 21, 2020Date of Patent: December 29, 2020Assignee: Cree, Inc.Inventors: Peter Scott Andrews, Jesse Colin Reiherzer, Amber C. Abare
-
Patent number: 10879433Abstract: A stabilized quantum dot composite includes a plurality of luminescent semiconducting nanoparticles embedded in a matrix comprising an ionic metal oxide. A method of making a stabilized quantum dot composite includes forming a mixture comprising a plurality of luminescent semiconducting nanoparticles dispersed in an aqueous solution comprising an ionic metal oxide. The mixture is dried to form a stabilized quantum dot composite comprising the plurality of luminescent semiconducting nanoparticles embedded in a matrix comprising the ionic metal oxide.Type: GrantFiled: May 22, 2019Date of Patent: December 29, 2020Assignee: CREE, INC.Inventors: Kenneth Lotito, Ryan Gresback, Ceri Griffiths, Paul Fini
-
Patent number: 10879441Abstract: Solid-state lighting devices including light-emitting diodes (LEDs) and more particularly LED chips with interconnect structures are disclosed. LED chips are provided that include first interconnects electrically coupled to an n-type layer and second interconnects electrically connected to a p-type layer. Configurations of the first and second interconnects are provided that may improve current spreading by reducing localized areas of current crowding within LED chips. Various configurations are disclosed that include collectively formed symmetric patterns of the first and second interconnects, diameters of certain ones of either the first or second interconnects that vary based on their relative positions in LED chips, and spacings of the second interconnects that vary based on their distances from the first interconnects. In this regard, LED chips are disclosed with improved current spreading as well as higher lumen outputs and efficiencies.Type: GrantFiled: December 17, 2018Date of Patent: December 29, 2020Assignee: Cree, Inc.Inventor: Michael Check
-
Patent number: 10873002Abstract: A method for fabricating semiconductor devices at the wafer level, and devices fabricated using the method, are described. Wafer-level bonding using a relatively thick layer of electrically conducting bond medium was used to achieve void-free permanent wafer level bonding. The bond medium can be introduced to the pre-bonded wafers by deposition or as a preform. The invention provides a low cost, simple and reliable wafer bonding technology which can be used in a variety of device fabrication processes, including flip chip packaging.Type: GrantFiled: October 20, 2006Date of Patent: December 22, 2020Assignee: Cree, Inc.Inventor: Ashay Chitnis
-
Patent number: 10868169Abstract: A vertical field-effect transistor (FET) device includes a monolithically integrated bypass diode connected between a source contact and a drain contact of the vertical FET device. According to one embodiment, the vertical FET device includes a pair of junction implants separated by a junction field-effect transistor (JFET) region. At least one of the junction implants of the vertical FET device includes a deep well region that is shared with the integrated bypass diode, such that the shared deep well region functions as both a source junction in the vertical FET device and a junction barrier region in the integrated bypass diode. The vertical FET device and the integrated bypass diode may include a substrate, a drift layer over the substrate, and a spreading layer over the drift layer, such that the junction implants of the vertical FET device are formed in the spreading layer.Type: GrantFiled: September 20, 2013Date of Patent: December 15, 2020Assignee: Cree, Inc.Inventors: Vipindas Pala, Lin Cheng, Anant Kumar Agarwal, John Williams Palmour, Edward Robert Van Brunt
-
Patent number: 10867797Abstract: The wafer fabrication technique uses an ion implantation process on the back side of the wafer to control the shape of the wafer. At least one first dopant is implanted into a front side of a wafer to dope the wafer. At least one second dopant is implanted into a back side of the wafer in a dopant profile to create a back side structure, where the back side structure controls a shape of the wafer. A blank wafer is provided that has an undoped front side and a form shaping back side structure on the back side. A doped wafer is provided that has a dopant implanted on the front side and a form shaping back side structure on the back side that least partially offsets the strain in the wafer induced by the front side dopant.Type: GrantFiled: February 7, 2019Date of Patent: December 15, 2020Assignee: Cree, Inc.Inventors: Alexander Suvorov, Robert Leonard, Edward Robert Van Brunt
-
Patent number: 10861931Abstract: Semiconductor devices include a semiconductor layer structure comprising a drift region that includes a wide band-gap semiconductor material. A shielding pattern is provided in an upper portion of the drift region in an active region of the device and a termination structure is provided in the upper portion of the drift region in a termination region of the device. A gate trench extends into an upper surface of the semiconductor layer structure. The semiconductor layer structure includes a semiconductor layer that extends above and at least partially covers the termination structure.Type: GrantFiled: December 8, 2016Date of Patent: December 8, 2020Assignee: Cree, Inc.Inventors: Daniel J. Lichtenwalner, Edward R. Van Brunt, Brett Hull
-
Monolithic microwave integrated circuits having both enhancement-mode and depletion mode transistors
Patent number: 10861963Abstract: A gallium nitride based monolithic microwave integrated circuit includes a substrate, a channel layer on the substrate and a barrier layer on the channel layer. A recess is provided in a top surface of the barrier layer. First gate, source and drain electrodes are provided on the barrier layer opposite the channel layer, with a bottom surface of the first gate electrode in direct contact with the barrier layer. Second gate, source and drain electrodes are also provided on the barrier layer opposite the channel layer. A gate insulating layer is provided in the recess in the barrier layer, and the second gate electrode is on the gate insulating layer opposite the barrier layer and extending into the recess. The first gate, source and drain electrodes comprise the electrodes of a depletion mode transistor, and the second gate, source and drain electrodes comprise the electrodes of an enhancement mode transistor.Type: GrantFiled: October 25, 2019Date of Patent: December 8, 2020Assignee: Cree, Inc.Inventors: Saptharishi Sriram, Jennifer Qingzhu Gao, Jeremy Fisher, Scott Sheppard -
Patent number: RE48380Abstract: A power metal-oxide-semiconductor field-effect transistor (MOSFET) includes a substrate, a drift layer over the substrate, and a spreading layer over the drift layer. The spreading layer includes a pair of junction implants separated by a junction gate field effect (JFET) region. A gate oxide layer is on top of the spreading layer. The gate contact is on top of the gate oxide layer. Each one of the source contacts are on a portion of the spreading layer separate from the gate oxide layer and the gate contact. The drain contact is on the surface of the substrate opposite the drift layer.Type: GrantFiled: May 3, 2018Date of Patent: January 5, 2021Assignee: Cree, Inc.Inventors: Vipindas Pala, Anant Kumar Agarwal, Lin Cheng, Daniel Jenner Lichtenwalner, John Williams Palmour
-
Patent number: D908929Type: GrantFiled: December 4, 2017Date of Patent: January 26, 2021Assignee: CREE, INC.Inventors: Charles Chak Hau Pang, Victor Yue Kwong Lau, Tiancai Su