Patents Assigned to Elite Semiconductor Memory Technology Inc.
-
Patent number: 7547941Abstract: A NAND non-volatile two-bit memory cell comprises a cell stack and two select stacks disposed on an active area of a substrate. Each select stack is respectively disposed on a side of the cell stack with a sidewall between the cell stack and a respective select stack. The cell stack has four components: a first dielectric layer disposed over the substrate; a charge accumulation layer capable of holding charge in a portion thereof to store information and disposed over the first dielectric layer; a second dielectric layer disposed over the charge accumulation layer; and a control gate disposed over the second dielectric layer. The select stack has two components: a third dielectric layer disposed over the substrate and a select gate, capable of inverting an underneath channel region to function as a source or a drain of the memory cell, disposed over the third dielectric layer.Type: GrantFiled: May 4, 2006Date of Patent: June 16, 2009Assignee: Elite Semiconductor Memory Technology, Inc.Inventor: Chung-Zen Chen
-
Publication number: 20090146726Abstract: A delay circuit has: an inverting receiver with a resistive element, the inverting receiver having an input node for receiving an input signal and an output node coupled to the resistive element; a capacitive element, coupled to the output node of the inverting receiver and the resistive element; a first transistor, having lower turned ON voltage at higher temperature; a second transistor, used for generating a rail to rail signals on a terminal of the first transistor; and an output inverter, having an input node coupled to the first transistor and an output node for outputting an output signal of the delay circuit. Further, a third transistor is used for enhancing pulling low of the output signal of the delay circuit.Type: ApplicationFiled: December 6, 2007Publication date: June 11, 2009Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: Min-Chung Chou
-
Publication number: 20090146702Abstract: A charge pump comprises a ring oscillator and a pumping circuit. The ring oscillator provides a plurality of oscillating clocks. The pumping circuit includes a plurality of pumping blocks coupled to each other for outputting a boosted voltage, and each pumping block is connected to a corresponding oscillating clock.Type: ApplicationFiled: December 11, 2007Publication date: June 11, 2009Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: Chung Zen Chen
-
Publication number: 20090147594Abstract: A voltage regulator in a semiconductor memory has: a comparing unit including first and second bias current sources, for comparing an output voltage with first and second reference voltages under control of a first signal, the second bias current source being ON under control of a second signal; and a driver active element, coupled to the comparing unit, for outputting the output voltage. Before sensing operations, the output voltage is reset to the second reference voltage. During the sensing operations, the output voltage is maintained at the first reference voltage and the second signal is asserted for turning ON the second bias current source for raising speed of the comparing unit. After the sensing operations, the output voltage is reset to the second reference voltage.Type: ApplicationFiled: December 10, 2007Publication date: June 11, 2009Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventors: Min-Chung Chou, Tse-Hua Yao
-
Patent number: 7542352Abstract: A bit line precharge circuit is provided by the present invention. The bit line precharge circuit groups the precharge sub-circuits to share one drain bias controller. The drain bias controller has an inverter and a NMOS clamping transistor to form a negative feedback loop, to quickly precharge bit lines. When operating in read operation, only one drain bias controller is needed. Therefore, it can greatly save the layout area and operating power consumption without any extra dummy bit line or layout expansion.Type: GrantFiled: September 11, 2008Date of Patent: June 2, 2009Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Chung-Shan Kuo
-
Publication number: 20090134936Abstract: A charge pump cell with an input and output nodes includes a first, second, and third equalization units, and a first, second, and third capacitors. The input node is coupled to the inputs of the first, second and third equalization units, and the output node is coupled to the second equalization unit. One end of the second capacitor is coupled to the control end of the first equalization unit for enabling or disabling the first equalization unit, and also coupled to the output of the third equalization unit. One end of the third capacitor is coupled to the output of the second equalization unit. One end of the first capacitor is coupled to the control ends of the second and third equalization units, and also coupled to the output of the first equalization unit.Type: ApplicationFiled: May 30, 2008Publication date: May 28, 2009Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventors: Chien-Yi Chang, Chung-Hsien Hua
-
Publication number: 20090115492Abstract: A fuse-fetching circuit comprises a plurality of fuses, a plurality of first switches and a shift register. Each of the first switches includes a first data end, a second data end and a control end. The first data end is connected to the fuse, and the control end is controlled by a fuse-fetching signal. The shift register includes a plurality of registers, each of which includes a first latch, a first transmission gate, a second latch and a second transmission gate. The first latch is connected to the second data end of the first switch.Type: ApplicationFiled: November 1, 2007Publication date: May 7, 2009Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: Pei Jey Huang
-
Publication number: 20090109782Abstract: A temperature detector in an integrated circuit comprises a temperature-dependent voltage generator, a ring oscillator, a timer and a clock-driven recorder. The temperature-dependent voltage generator is configured to generate at least one temperature-dependent voltage. The ring oscillator is configured to generate a clock signal, which is affected by one of the at least one temperature-dependent voltage. The timer is configured to generate a time-out signal, which is affected by one of the temperature-dependent voltage. The clock-driven recorder has a clock input terminal in response to the clock signal and time-out signal.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INCInventor: Chung Zen Chen
-
Patent number: 7525849Abstract: A method of programming a group of memory cells in a semiconductor memory device selecting a group of memory cells for programming, and enabling a first subgroup of memory cells from the group of memory cells for programming. After enabling the first subgroup, the programming method waits a first predetermined time period and after the first predetermined time period, enables a second subgroup of memory cells from the group of memory cells for programming while continuing to enable the first subgroup for programming.Type: GrantFiled: February 13, 2007Date of Patent: April 28, 2009Assignee: Elite Semiconductor Memory Technology, Inc.Inventor: Chung-Zen Chen
-
Patent number: 7518424Abstract: An output circuit comprises an input node, an output node, a first output transistor, a second output transistor, a first slew rate control circuit, and a second slew rate control circuit. The first output transistor and the second output transistor are coupled in series. The first slew rate control circuit is coupled between the first output transistor and a first power supply terminal. The second slew rate control circuit is coupled between the second output transistor and a second power supply terminal. The input node is coupled to gates of the first output transistor and the second output transistor. The output node is coupled to a common node of the first output transistor and the second output transistor.Type: GrantFiled: November 8, 2004Date of Patent: April 14, 2009Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Chun-Yuan Yeh
-
Publication number: 20080316844Abstract: A selection method of bit line redundancy repair includes the steps of providing a plurality of logical addresses of memory blocks in the normal cell array, generating a plurality of extra fuse signals, generating a code based on states of the extra fuse signals, the code matching a defective type of the memory blocks, and selecting a plurality of redundancy blocks in the redundancy cell array to replace the memory blocks according to the code. The apparatus includes a redundancy repair enable circuit for generating a redundancy enable signal based on logical addresses of the memory blocks, a controlling fuse circuit for sending a code matching a defective type of the memory blocks, and a redundancy decoder circuit for receiving the redundancy enable signal and the code to replace a plurality of memory blocks in the normal cell array with redundancy blocks.Type: ApplicationFiled: June 22, 2007Publication date: December 25, 2008Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: Chung Zen Chen
-
Patent number: 7466611Abstract: A selection method of bit line redundancy repair includes the steps of providing a plurality of logical addresses of memory blocks in the normal cell array, generating a plurality of extra fuse signals, generating a code based on states of the extra fuse signals, the code matching a defective type of the memory blocks, and selecting a plurality of redundancy blocks in the redundancy cell array to replace the memory blocks according to the code. The apparatus includes a redundancy repair enable circuit for generating a redundancy enable signal based on logical addresses of the memory blocks, a controlling fuse circuit for sending a code matching a defective type of the memory blocks, and a redundancy decoder circuit for receiving the redundancy enable signal and the code to replace a plurality of memory blocks in the normal cell array with redundancy blocks.Type: GrantFiled: June 22, 2007Date of Patent: December 16, 2008Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Chung Zen Chen
-
Patent number: 7453748Abstract: A DRAM bit line precharge voltage generator comprises a first amplifier having a first current source and comparing a first voltage with a precharge voltage to control a first PMOS transistor, a second amplifier having a second current source and comparing a second voltage with the precharge voltage to control a second PMOS transistor, a third amplifier having a third current source and comparing a third voltage with the precharge voltage to control a first NMOS transistor, and a fourth amplifier having a fourth current source and comparing the first voltage with the precharge voltage to control a second NMOS transistor. The precharge voltage feedbacks from an output node connected between the second PMOS transistor and the first NMOS transistor.Type: GrantFiled: August 31, 2006Date of Patent: November 18, 2008Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Chien Yi Chang
-
Patent number: 7443230Abstract: A charge pump circuit including a plurality of controlled charge pumps (CPs), a plurality of uncontrolled CPs, a plurality of control units, and an output unit is provided. Each controlled CP determines whether to provide charges to a node by a control signal, and each uncontrolled CP constantly provides charges to the node. The higher the node voltage at the node is, the more the controlled CPs not providing charge to the node are, so as to suppress the voltage of the node. In addition, the output unit regulates and outputs an output voltage according to the node voltage by the negative feedback.Type: GrantFiled: August 10, 2006Date of Patent: October 28, 2008Assignee: Elite Semiconductor Memory Technology Inc.Inventors: Chung-Zen Chen, Chung-Shan Kuo, Yang-Chieh Lin
-
Patent number: 7443231Abstract: A circuit for providing a reference voltage includes a bandgap reference circuit, the bandgap reference circuit providing a first reference voltage and a data storage. The data storage stores a digital value corresponding to the first reference voltage. A digital to analog converter is coupled to the data storage for providing a second reference voltage corresponding to the digital value. The circuit also includes an output switch circuit responsive to at least one control signal, the output switch circuit providing either the first reference voltage or the second reference voltage to an output node responsive to the control signal.Type: GrantFiled: August 9, 2006Date of Patent: October 28, 2008Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Chien-Yi Chang
-
Patent number: 7432758Abstract: A voltage regulator as a stable power supply to internal circuits in a semiconductor memory device is provided. This regulator includes a comparing unit, a first driver transistor, a feedback unit, an auxiliary control unit, a first switch, a second switch, and a second driver transistor. The comparing unit compares a reference voltage with a feedback signal to control the first driver transistor and maintain the internal power supply at a stable level. The second driver transistor, controlled by the first and second switches responsive to a trigger signal corresponding abrupt current consumptions and the auxiliary control unit responsive to the comparing result, supplies sufficient and appropriate current to the internal circuits and prevents the internal power supply from excessive overshoot and drop-out.Type: GrantFiled: November 8, 2006Date of Patent: October 7, 2008Assignee: Elite Semiconductor Memory Technology Inc.Inventors: Min-Chung Chou, Tse-Hua Yao
-
Publication number: 20080192545Abstract: A method of programming a group of memory cells in a semiconductor memory device selecting a group of memory cells for programming, and enabling a first subgroup of memory cells from the group of memory cells for programming. After enabling the first subgroup, the programming method waits a first predetermined time period and after the first predetermined time period, enables a second subgroup of memory cells from the group of memory cells for programming while continuing to enable the first subgroup for programming.Type: ApplicationFiled: February 13, 2007Publication date: August 14, 2008Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: Chung-Zen Chen
-
Patent number: 7403427Abstract: In a method of erasing flash memory cells, the flash memory cells organized in selectable memory blocks, the erasing step comprising applying an erase pulse voltage to a commonly biased cell well of at least one selected and at least one unselected memory blocks, the method comprising the steps of: raising the erase pulse voltage to a first intermediate voltage less than a target erase pulse voltage; maintaining the erase pulse voltage at the first intermediate voltage for a first period of time; after the first time period, raising the erase pulse voltage to the target erase pulse voltage; and maintaining the erase pulse voltage at the target erase pulse voltage during an erase operation.Type: GrantFiled: November 21, 2005Date of Patent: July 22, 2008Assignee: Elite Semiconductor Memory Technology, Inc.Inventor: Chung-Zen Chen
-
Patent number: 7400696Abstract: A clock circuit for generating a spread spectrum clock signal with reduced amplitude electromagnetic interference (EMI) spectral components is provided where the clock circuit includes a delay line circuit, the delay line circuit providing a spread spectrum clock signal from a reference clock signal in response to a modulation signal, a delay of said delay line circuit being controlled by said modulation signal.Type: GrantFiled: March 30, 2005Date of Patent: July 15, 2008Assignee: Elite Semiconductor Memory Technology, Inc.Inventors: Chia-Ping Chen, Chin-Yang Chen
-
Patent number: 7391651Abstract: A method for programming a multi-level-cell NAND flash memory device having plural memory cells is disclosed to reduce the programming time. The method comprises: programming each memory cell to a zero state, programming from the zero state to a first state by activating a first program signal and programming from the zero state to a quasi-second state and a semi-third state by activating a second program signal, programming from the quasi-second state to a second state and programming from the semi-third state to a quasi-third state by activating the second program signal, and programming from the quasi-third state to a third state by activating the first program signal. The present invention also discloses a page buffer to perform the method for programming a multi-level-cell NAND flash memory device, which comprises a bit line selection circuit, a first register, a second register, a first verify circuit, a second verify circuit and an exclusion circuit.Type: GrantFiled: May 12, 2006Date of Patent: June 24, 2008Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Chung Zen Chen