Patents Assigned to Elite Semiconductor Memory Technology Inc.
-
Publication number: 20110211398Abstract: A main word line driving circuit for driving word lines in a memory device comprises first and second level shifting units and an inverting unit. The first level shifting unit is configured to convert a decode signal into a first operative signal, and the second level shifting unit is configured to convert the decode signal into a second operative signal. The inverting unit is configured to receive the first and second operative signals. A supply voltage of the first level shifting unit is selectively switched to a first bias voltage when the plurality of word lines are selected or partially selected and switched the output voltage to a second bias voltage when the plurality of word lines are deselected.Type: ApplicationFiled: February 26, 2010Publication date: September 1, 2011Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: MIN CHUNG CHOU
-
Publication number: 20110211417Abstract: A method for operating a memory device with pseudo double clock signals comprises the steps of: generating an even clock signal and an odd clock signal, wherein the clock rates of both the even clock signal and the odd clock signal are half that of the input clock signal, and the even clock signal is the inverse signal of the odd clock signal; if the logic level of the even clock signal is 1 when receiving a trigger of a control signal, applying the even clock signal to a memory device; and if the logic level of the odd clock signal is 1 when receiving another trigger of the control signal, applying the odd clock signal to the memory device.Type: ApplicationFiled: February 26, 2010Publication date: September 1, 2011Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: MIN CHUNG CHOU
-
Publication number: 20110188322Abstract: A memory device is provided. The memory device includes a plurality of memory array banks, a bus, a data buffer, and four data paths. The data buffer provides data from the memory array banks to an external node. The first data path includes a first compression module for compressing the data from the memory array banks to the bus. The second data path transmits the data from the memory array banks to the bus. The third data path includes a second compression module for compressing data from the bus to the data buffer. The fourth data path transmits the data from the bus to the data buffer.Type: ApplicationFiled: February 4, 2010Publication date: August 4, 2011Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: Min-Chung Chou
-
Publication number: 20110188308Abstract: An over erase correction method of a flash memory apparatus is provided. The flash memory apparatus includes at least a microprocessor, a memory array, a bit line exchange unit and a column decoder. By controlling the column decoder of the flash memory during a period of the over-erase correction, the column decoder outputs control signals to the bit line exchange unit for selecting at least one of the bit lines according to a magnitude of the bit line leakage current. The drop in the charge pump voltage due to the bit line leakage current is reduced, and thus, the over-erase correction is executed effectively during the period of the over-erase correction.Type: ApplicationFiled: February 3, 2010Publication date: August 4, 2011Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: Chung-Zen Chen
-
Patent number: 7986179Abstract: A circuit for reducing popping sound comprises a waveform generator, a voltage accumulator, and a comparator. The waveform generator is configured for generating a periodic waveform, and the voltage accumulator is configured for generating an increased voltage. The comparator is configured for comparing the periodic waveform with the increased voltage for generating a successive pulse signal. A percentage of a duty cycle in the successive pulse signal is increased gradually.Type: GrantFiled: June 12, 2009Date of Patent: July 26, 2011Assignee: Elite Semiconductor Memory Technology Inc.Inventors: Chin Yang Chen, Jian Wen Chen
-
Publication number: 20110176369Abstract: A suitable erase verification (ERSV) method of a flash memory apparatus is provided, which is different from the conventional ERSV method. That is, by managing the ERSV operation on the flash memory after at least once of erase operation, a flash memory controller in the flash memory apparatus selectively assigns at least one of de-selected sectors instead of all of the de-selected sectors to perform the ERSV. Therefore, by managing the ERSV operation on the flash memory, the time for the ERSV operation thereon is reduced.Type: ApplicationFiled: January 19, 2010Publication date: July 21, 2011Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: Chung-Zen Chen
-
Publication number: 20110175684Abstract: A temperature-compensated ring oscillator includes a control signal generator and a voltage controlled oscillator. The control signal generator is configured to generate at least one control signal, and includes at least one first resistor and second resistor. A first temperature coefficient of the first resistor is negative, and a second temperature coefficient of the second resistor is positive. The voltage controlled oscillator receives the control signal, outputs an oscillation signal, and has (2k+1) cascaded inverter units, where k?1. Each of the inverter units includes a first transistor, a second transistor and an inverter. The first transistor has a drain coupled to a first supply voltage and a gate to receive the control signal. The second transistor has a source to receive a second supply voltage and a gate to receive the control signal. The inverter is coupled between the first and the second transistors.Type: ApplicationFiled: January 19, 2010Publication date: July 21, 2011Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventor: Yi-Heng Liu
-
Patent number: 7932764Abstract: A delay circuit has: an inverting receiver with a resistive element, the inverting receiver having an input node for receiving an input signal and an output node coupled to the resistive element; a capacitive element, coupled to the output node of the inverting receiver and the resistive element; a first transistor, having lower turned ON voltage at higher temperature; a second transistor, used for generating a rail to rail signals on a terminal of the first transistor; and an output inverter, having an input node coupled to the first transistor and an output node for outputting an output signal of the delay circuit. Further, a third transistor is used for enhancing pulling low of the output signal of the delay circuit.Type: GrantFiled: December 6, 2007Date of Patent: April 26, 2011Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Min-Chung Chou
-
Patent number: 7924610Abstract: A method for conducting an over-erase correction describes the steps of: conducting a first erase and verification operation; using an FN soft program to correct over-erased cells if bit line leakage is found after the first erase and verification operation; conducting a second erase and verification operation; and using a hot carrier HC soft program to correct over-erased cells if bit line leakage is found after the second erase and verification operation.Type: GrantFiled: January 8, 2009Date of Patent: April 12, 2011Assignee: Elite Semiconductor Memory Technology Inc.Inventors: Chung Zen Chen, Chung Shan Kuo, Tzeng Ju Hsue, Ching Tsann Leu
-
Patent number: 7894220Abstract: A voltage generating circuit is provided, including a voltage output terminal, a ground terminal, a capacitor, a selector, a first switch, and a second switch. The capacitor is connected between a pump signal and the output of the selector. The selector is controlled by a first control signal and used to select the voltage source or the voltage output terminal to connect the capacitor. The first switch is controlled by a second control signal, and the second switch is controlled by a third control signal. When the first switch is turn-on, the voltage output terminal is connected to the ground terminal. When the second switch is turn-on, the voltage output terminal is connected to the voltage source.Type: GrantFiled: March 27, 2008Date of Patent: February 22, 2011Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Fu-An Wu
-
Publication number: 20100315143Abstract: A circuit for reducing popping sound comprises a waveform generator, a voltage accumulator, and a comparator. The waveform generator is configured for generating a periodic waveform, and the voltage accumulator is configured for generating an increased voltage. The comparator is configured for comparing the periodic waveform with the increased voltage for generating a successive pulse signal. A percentage of a duty cycle in the successive pulse signal is increased gradually.Type: ApplicationFiled: June 12, 2009Publication date: December 16, 2010Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventors: CHIN YANG CHEN, JIAN WEN CHEN
-
Patent number: 7847617Abstract: A charge pump comprises a ring oscillator and a pumping circuit. The ring oscillator provides a plurality of oscillating clocks. The pumping circuit includes a plurality of pumping blocks coupled to each other for outputting a boosted voltage, and each pumping block is connected to a corresponding oscillating clock.Type: GrantFiled: December 11, 2007Date of Patent: December 7, 2010Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Chung Zen Chen
-
Patent number: 7843177Abstract: A high efficiency control circuit for operating a switching regulator is provided. The switching regulator can regulate an output voltage no matter the input voltage is higher, lower, or close to the output voltage. The switching regulator has first, second, third and fourth switches. The control circuit can operate the switching regulator in buck mode, boost mode, or buck-boost mode. In a buck-boost mode, the control logic drives the four switches in an efficiency sequence for reducing energy consumption during the switch transition, on the other side, resistive loss owing to the energy transfer phase is also minimized. Furthermore, the invention is capable of control duty cycle limitation to fit the consideration of the linearity of the converter.Type: GrantFiled: October 31, 2007Date of Patent: November 30, 2010Assignee: Elite Semiconductor Memory Technology Inc.Inventors: Hsin-Hsin Ho, Ke-Horng Chen, Tzong-Honge Shieh
-
Patent number: 7804326Abstract: A voltage level shifter comprises a voltage adjustment circuit, an inverter, a first NMOS transistor, a second NMOS transistor, a first PMOS transistor, and a second NMOS transistor. The voltage adjustment circuit is configured for receiving a first voltage and a second voltage and for generating an adjustment voltage. When the first voltage is higher than the second voltage, the adjustment voltage is substantially equal to the first voltage, and when the first voltage is lower than the second voltage, the adjustment voltage is substantially equal to the second voltage.Type: GrantFiled: November 30, 2009Date of Patent: September 28, 2010Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Chung-Zen Chen
-
Patent number: 7796431Abstract: A page buffer used in a NAND flash memory comprises a first latch circuit, a second latch circuit, a bit line voltage supply circuit and a verification circuit comprising a first verification path, a second verification path and a third verification path. The first latch circuit and the second latch circuit latch the data programmed into and read from the NAND flash memory. The bit line voltage supply circuit supplies bit line voltages to the corresponding bit line of the NAND flash memory. The verification circuit verifies the programming operations of the NAND flash memory. The first verification path is for the verification of a first LSB programming operation. The second verification path is for the verification of a second LSB programming operation before the first LSB programming operation is verified. The third verification path is for the verification of the second LSB programming operation after the first LSB programming operation is verified.Type: GrantFiled: October 1, 2008Date of Patent: September 14, 2010Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Chih Hao Chen
-
Patent number: 7782705Abstract: A word line decoder circuit is provided in the present invention. The word line decoder circuit comprises at least one local pre-decoder, at least one 3-transistors row driver, a controllable power supply, and a controllable pull-down circuit. The controllable power supply is controlled by an inversed sector select signal to provide a first voltage to the row driver and local pre-decoder. The local pre-decoder uses 5-transistors architecture, in which there are 2 PMOS transistors and 3 NOS transistors. The controllable pull-down circuit pulls down the local pre-decoder and is controlled by a sector select signal and pre-decoding signal. The local pre-decoder receives a local pre-decoding signal to select the row driver. When the row driver is selected, the row driver determines a word line according to a row driver pull-down signal and a row driver pull-up signal.Type: GrantFiled: December 17, 2008Date of Patent: August 24, 2010Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Jen-Chin Chan
-
Patent number: 7759986Abstract: An integrated circuit comprises a first input node and a second input node, an output node; a first output transistor of a first type and a second output transistor of a second type, and a first clamping transistor of the second type and a second clamping transistor of a second type. The first clamping transistor, the first output transistor, the second clamping transistor, and the second output transistor are coupled in series across a first power supply terminal and a second power supply terminal. The first input node is coupled to a gate of the first output transistor. The second input node is coupled to a gate of the second output transistor. The output node is coupled to a common node of the first output transistor and the second clamping transistor. A gate of the first clamping transistor is coupled to a first reference voltage. A gate of the second clamping transistor is coupled to a second reference voltage.Type: GrantFiled: May 22, 2009Date of Patent: July 20, 2010Assignee: Elite Semiconductor Memory Technology IncInventors: Dar-Woei Wang, Yi-Heng Liu
-
Publication number: 20100172188Abstract: A method for conducting an over-erase correction comprises the steps of: conducting a first erase and verification operation; using an FN soft program to correct over-erased cells if bit line leakage is found after the first erase and verification operation; conducting a second erase and verification operation; and using a hot carrier HC soft program to correct over-erased cells if bit line leakage is found after the second erase and verification operation.Type: ApplicationFiled: January 8, 2009Publication date: July 8, 2010Applicant: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC.Inventors: CHUNG ZEN CHEN, CHUNG SHAN KUO, TZENG JU HSUE, CHING TSANN LEU
-
Patent number: 7746721Abstract: A sector of a word line driver circuit is provided, comprising a local reset signal generator module and m word line clusters. The m word line clusters are coupled to the local reset signal generator module. The local reset signal generator module is used to generate j reset signals. The x-th reset signal is determined according to an x-th pre-decoding signal, a bank selectable signal and a sector selectable signal, wherein j is a nature number, and x is an integer from 1 to j. Each of the m word line clusters comprises j row drivers. The x-th row driver of the y-th word line cluster determines a [x+j*(y?1)]-th word line signal according to the x-th reset signal, the x-th pre-decoding signal, the sector selectable signal, and a y-th cluster select signal, wherein m is a nature number, and y is an integer from 1 to m.Type: GrantFiled: July 23, 2008Date of Patent: June 29, 2010Assignee: Elite Semiconductor Memory Technology Inc.Inventor: Jen-Chin Chan
-
Patent number: 7746130Abstract: A triangular wave generating circuit includes: an integrating unit including a capacitor, the integrating unit having an output for providing a triangular wave signal; first and second constant current sources for charging and discharging the capacitor; a switch unit for coupling the first and second current sources to the integrating unit to charge and discharge the capacitor in response to an internal clock signal; a high/low level limiter including first and second comparing units for comparing the output of the integrating unit with upper and lower triangular wave peak limit reference voltages, respectively, and providing output signals indicating when the output of the integrating unit coincides with the peak limit reference voltages; a clock generator for providing the internal clock signal in response to the comparing unit output signals; and means for varying a peak-to-peak swing of the triangular wave signal over time to synchronize the internal clock signal with an externally supplied clock pulse.Type: GrantFiled: July 14, 2008Date of Patent: June 29, 2010Assignee: Elite Semiconductor Memory Technology, Inc.Inventor: Chih-Sheng Chang