Patents Assigned to GLOBALFOUNDRIES Inc.
-
Patent number: 10871614Abstract: One illustrative TE pass polarizer disclosed herein includes an input/output layer, a first buffer layer positioned above at least a portion of the input/output layer, a layer of epsilon-near-zero (ENZ) material positioned above at least a portion of the first buffer layer, and a metal-containing capping layer positioned above at least a portion of the layer of ENZ material.Type: GrantFiled: July 3, 2019Date of Patent: December 22, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Yusheng Bian, Ajey Poovannummoottil Jacob
-
Patent number: 10867912Abstract: Structures that include a passive device, such as a metal-based resistor, and methods of forming a structure that includes a passive device. The structure includes a semiconductor substrate, an interconnect structure including a passive device, and a dummy fill region arranged between the passive device and the semiconductor substrate. The dummy fill region includes a plurality of shallow trench isolation regions in the semiconductor substrate, a plurality of semiconductor fins, a plurality of source/drain regions in the plurality of semiconductor fins, and a plurality of contacts arranged over the plurality of shallow trench isolation regions.Type: GrantFiled: January 15, 2019Date of Patent: December 15, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Jaladhi Mehta, Brian Greene, Daniel J. Dechene, Ahmed Hassan
-
Patent number: 10854510Abstract: Aspects of the present invention relate to approaches for forming a narrow source-drain contact in a semiconductor device. A contact trench can be etched to a source-drain region of the semiconductor device. A titanium liner can be deposited in this contact trench such that it covers substantially an entirety of the bottom and walls of the contact trench. An x-metal layer can be deposited over the titanium liner on the bottom of the contact trench. A titanium nitride liner can then be formed on the walls of the contact trench. The x-metal layer prevents the nitriding of the titanium liner on the bottom of the contact trench during the formation of the nitride liner.Type: GrantFiled: August 26, 2017Date of Patent: December 1, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Min Gyu Sung, Kwanyong Lim, Hiroaki Niimi
-
Patent number: 10854515Abstract: Methods comprising forming a cobalt formation on an active feature of a semiconductor device, wherein the semiconductor device comprises an inactive feature above the cobalt formation; forming a cap on the cobalt formation; removing at least a portion of the inactive feature, wherein the cobalt formation is substantially not removed; forming a dielectric material above the cap; and forming a first contact to the cobalt formation. Systems configured to implement the methods. Semiconductor devices produced by the methods.Type: GrantFiled: January 31, 2020Date of Patent: December 1, 2020Assignee: GLOBALFOUNDRIES, INC.Inventors: Vimal Kamineni, Ruilong Xie, Mark Raymond
-
Patent number: 10854472Abstract: Aspects of the present invention relate to approaches for forming a semiconductor device such as a field-effect-transistor (FET) having a metal gate with improved performance. A metal gate is formed on a substrate in the semiconductor device. Further processing can result in unwanted oxidation in the metal that forms the metal gate. A reducing agent can be used to de-oxidize the metal that forms the metal gate, leaving a substantially non-oxidized surface.Type: GrantFiled: March 19, 2014Date of Patent: December 1, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Huang Liu, Wen-Pin Peng, Jean-Baptiste Laloe
-
Patent number: 10846452Abstract: At least one method, apparatus and system disclosed involves a circuit layout for an integrated circuit device comprising a plurality of wider-than-default metal formations for a functional cell. A design for an integrated circuit device is received. The design comprises at least one functional cell. A first pair of wide metal formations are provided. The first pair of wide metal formations comprise a first metal formation and a second metal placed about a first cell boundary of the functional cell for providing additional space for routing, for high-drive routing, and/or for power routing.Type: GrantFiled: July 1, 2016Date of Patent: November 24, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Lei Yuan, Juhan Kim
-
Patent number: 10840245Abstract: A semiconductor device comprising a substrate, a first fin and a second fin disposed on the substrate and an isolation material disposed on the substrate, wherein the isolation material separates the first fin and the second fin. A dielectric block is disposed between the first fin and the second fin, wherein the dielectric block is over the isolation material. A gate electrode covers the dielectric block.Type: GrantFiled: July 14, 2019Date of Patent: November 17, 2020Assignee: GLOBALFOUNDRIES Inc.Inventors: Shesh Mani Pandey, Jiehui Shu, Haiting Wang
-
Patent number: 10840146Abstract: Structures and static random access memory bit cells including complementary field effect transistors and methods of forming such structures and bit cells. A buried cross-couple interconnect is arranged in a vertical direction beneath a first field-effect transistor and a second field-effect transistor. The buried cross-couple interconnect is coupled with a gate electrode of the first field-effect transistor, and the buried cross-couple interconnect is also coupled with a source/drain region of the second field-effect transistor.Type: GrantFiled: June 17, 2019Date of Patent: November 17, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Bipul C. Paul, Julien Frougier, Ruilong Xie
-
Publication number: 20200357911Abstract: Disclosed are a gate-all-around field effect transistor (GAAFET) and method. The GAAFET includes stacked nanosheets having end portions adjacent to source/drain regions and a center portion between the end portions. The thickness of each nanosheet is tapered from a maximum thickness near the source/drain regions to a minimum thickness near and across the center portion. A gate wraps around each center portion. Inner spacers are aligned below the end portions between the gate and source/drain regions. The thickness of each inner spacer is tapered from a maximum thickness at the gate to a minimum thickness near the adjacent source/drain region. Each inner spacer includes a first spacer layer immediately adjacent to the gate, a second spacer layer immediately adjacent to the gate at least above the first spacer layer and further extending laterally beyond the first spacer layer toward or to the adjacent source/drain region, and, optionally, an air-gap.Type: ApplicationFiled: May 8, 2019Publication date: November 12, 2020Applicant: GLOBALFOUNDRIES INC.Inventors: Julien Frougier, Ruilong Xie, Kangguo Cheng, Chanro Park
-
Patent number: 10832940Abstract: Structures with altered crystallinity beneath semiconductor devices and methods associated with forming such structures. Trench isolation regions surround an active device region composed of a single-crystal semiconductor material. A first non-single-crystal layer is arranged beneath the trench isolation regions and the active device region. A second non-single-crystal layer is arranged beneath the trench isolation regions and the active device region. The first non-single-crystal layer is arranged between the second non-single-crystal layer and the active device region.Type: GrantFiled: December 13, 2018Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Steven M. Shank, Anthony K. Stamper, Ian McCallum-Cook, Siva P. Adusumilli
-
Patent number: 10832839Abstract: Device structures and fabrication methods for an on-chip resistor. A dielectric layer includes a trench with a bottom and a sidewall arranged to surround the bottom. A metal layer is disposed on the dielectric layer at the sidewall of the trench. The metal layer includes a surface that terminates the metal layer at the bottom of the trench to define a discontinuity that extends along a length of the trench.Type: GrantFiled: September 13, 2019Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Scott Beasor, Haiting Wang, Sipeng Gu, Jiehui Shu
-
Patent number: 10833169Abstract: Disclosed is a metal gate (e.g., a replacement metal gate (RMG) for a field effect transistor (FET) and a method of forming the metal gate. The method includes depositing a conformal dielectric layer to line a gate opening and performing a series of unclustered and clustered conformal metal deposition and chamfer processes to selectively adjust the heights of conformal metal layers within the gate opening. By selectively controlling the heights of the conformal metal layers, the method provides improved overall gate height control and gate quality particularly when the metal gate has a small critical dimension (CD) and/or a high aspect ratio (AR). The method can also include using different etch techniques during the different chamfer processes and, particularly, when different materials and/or different material interfaces are exposed to an etchant in order to ensure an essentially uniform etch rate of the conformal metal layer(s) at issue in a direction that is essentially vertical.Type: GrantFiled: April 22, 2019Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Tao Chu, Rongtao Lu, Ayse M. Ozbek, Wei Ma, Haiting Wang
-
Patent number: 10832944Abstract: An interconnect structure of an integrated circuit and a method of forming the same, the interconnect structure including: at least two metal lines laterally spaced from one another in a dielectric layer, the metal lines having a top surface below a top surface of the dielectric layer; a hardmask layer on an upper portion of sidewalls of the metal lines, the hardmask layer having a portion extending between the metal lines, the extending portion being below the top surface of the metal lines; and at least one fully aligned via on the top surface of a given metal line.Type: GrantFiled: November 1, 2018Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Nicholas V. LiCausi, Chanro Park, Ruilong Xie, Andre P. Labonte
-
Patent number: 10833183Abstract: One device disclosed herein includes, among other things, first and second conductive features embedded in a first dielectric layer, a cap layer positioned above the first dielectric layer, a ballistic transport material contacting the first conductive member and positioned above a portion of the first dielectric layer, and first and second contacts contacting the first and second conductive features.Type: GrantFiled: November 1, 2018Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Joshua Dillon, Siva P. Adusumilli, Jagar Singh, Anthony Stamper, Laura Schutz
-
Patent number: 10833072Abstract: Structures for a heterojunction bipolar transistor and methods of fabricating such structures. A hardmask is formed that includes an opening over a first portion of a substrate in a first device region and a shape over a second portion of the substrate in a second device region. An oxidized region in the first portion of the substrate while the shape blocks oxidation of the second portion of the substrate. The oxidized region is subsequently removed from the first portion of the substrate to define a recess. A first base and a first emitter of a first heterojunction bipolar transistor are formed over the first portion of the substrate in the first device region, and a second base and a second emitter of a second heterojunction bipolar transistor are formed in the recess over the second portion of the substrate in the second device region.Type: GrantFiled: May 6, 2019Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Siva P. Adusumilli, Anthony K. Stamper, Mark Levy, Vibhor Jain, John J. Ellis-Monaghan
-
Patent number: 10833161Abstract: A semiconductor device includes: (i) a substrate; (ii) a first elongated semiconductor structure extending in a first horizontal direction along the substrate and protruding vertically above the substrate, wherein a first set of source/drain regions are formed on the first semiconductor structure; (iii) a second elongated semiconductor structure extending along the substrate in parallel to the first semiconductor structure and protruding vertically above the substrate, wherein a second set of source/drain regions are formed on the second semiconductor structure; and (iv) a first set of source/drain contacts formed on the first set of source/drain regions, wherein a first source/drain contact of the first set of source/drain contacts includes: (a) a vertically extending contact portion formed directly above a first source/drain region of the first set of source/drain regions, and (b) a via landing portion protruding horizontally from the vertically extending contact portion in a direction towards the second seType: GrantFiled: January 22, 2019Date of Patent: November 10, 2020Assignees: IMEC VZW, GLOBALFOUNDRIES INC.Inventors: Syed Muhammad Yasser Sherazi, Julien Ryckaert, Juergen Boemmels, Guillaume Bouche
-
Patent number: 10832967Abstract: Device structures and fabrication methods for a field-effect transistor. A semiconductor fin includes a first section and a second section in a lengthwise arrangement, a first gate structure overlapping the first section of the semiconductor fin, and a second gate structure overlapping the second section of the semiconductor fin. A pillar is arranged in the first section of the semiconductor fin. The pillar extends through a height of the semiconductor fin and across a width of the semiconductor fin.Type: GrantFiled: August 13, 2018Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Hui Zang, Ruilong Xie, Garo Jacques Derderian
-
Patent number: 10833067Abstract: A structure includes a first dielectric over a trench silicide (TS) contact and over a gate structure, and at least one cavity in the first dielectric. A metal resistor layer is on a bottom and sidewalls of the at least one cavity and extends over the first dielectric. A first contact is on the metal resistor layer over the first dielectric; and a second contact is on the metal resistor layer over the first dielectric. The metal resistor layer is over the TS contact and over the gate structure. Where a plurality of cavities are provided in the dielectric, a resistor structure formed by the metal resistor layer may have an undulating cross-section over the plurality of cavities and the dielectric.Type: GrantFiled: July 23, 2019Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Haiting Wang, Sipeng Gu, Jiehui Shu, Scott H. Beasor, Zhenyu Hu
-
Patent number: 10832966Abstract: Structures and fabrication methods for a field-effect transistor. First and second spacers are formed adjacent to opposite sidewalls of a gate structure. A section of the gate structure is partially removed with a first etching process to form a cut that extends partially through the gate structure. After partially removing the section of the gate structure with the first etching process, upper sections of the first and second sidewall spacers arranged above the gate structure inside the cut are at least partially removed. After at least partially removing the upper sections of the first and second sidewall spacers, the section of the gate structure is completely removed from the cut with a second etching process. A dielectric material is deposited inside the cut to form a dielectric pillar.Type: GrantFiled: February 20, 2018Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Chang Seo Park, Haiting Wang, Shimpei Yamaguchi, Junsic Hong, Yong Mo Yang, Scott Beasor
-
Patent number: 10832965Abstract: Integrated circuit devices include trenches in a material layer that divide the material layer into fins. With such devices, an insulator partially fills the trenches and contacts the material layer. The top surface of the insulator (e.g., the surface opposite where the insulator contacts the material layer) has a convex dome shape between at least two of the fins. The dome shape has a first thickness from (from the bottom of the trench) where the insulator contacts the fins, and a second thickness that is greater than the first thickness where the insulator is between the fins. Further, there is a maximum thickness difference between the first and second thicknesses at the midpoint between the fins (e.g., the highest point of the dome shape is at the midpoint between the fins). Also, the top surface of the first insulator has concave divots where the first insulator contacts the fins.Type: GrantFiled: January 11, 2018Date of Patent: November 10, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Yiheng Xu, Haiting Wang, Qun Gao, Scott Beasor, Kyung Bum Koo, Ankur Arya