Patents Assigned to INFINEON
-
Patent number: 11994613Abstract: A radar device is provided comprising a first processing unit, a radar circuitry, at least one security circuitry, at least one secure memory, and a secure interface arranged for communicating with a second processing unit that is external to the radar device, wherein the first processing unit is arranged to configure and/or run the radar device based on parameters obtained via the secure interface from the second processing unit.Type: GrantFiled: November 9, 2020Date of Patent: May 28, 2024Assignee: Infineon Technologies AGInventors: Andre Roger, Romain Ygnace
-
Patent number: 11995015Abstract: Systems, methods, circuits, and devices for data protection are provided. In one example, a data processing device incudes a Physical Unclonable Function (PUF) source that is configured to generate PUF values, a bus, a plurality of bus access components that are configured to access the bus, and a masking information generation circuit. The masking information generation circuit is configured to generate masking information for at least one pair of bus access components using at least one PUF value and to transmit said information to the bus access components. The pair is configured in such a way that one bus access component masks the data according to the masking information generated for the pair before the data is sent over the bus and the other bus access component de-masks the data received over the bus according to the masking information generated for the pair.Type: GrantFiled: March 2, 2022Date of Patent: May 28, 2024Assignee: Infineon Technologies AGInventors: Ning Chen, Jens Rosenbusch
-
Patent number: 11996771Abstract: A power semiconductor system includes: a power stage module having one or more power transistor dies attached to or embedded in a first printed circuit board; and an inductor module attached to the power stage module and having an inductor electrically connected to an output node of the power stage module. The inductor includes windings patterned into a second printed circuit board of the inductor module.Type: GrantFiled: December 22, 2022Date of Patent: May 28, 2024Assignee: Infineon Technologies Austria AGInventors: Petteri Palm, Frank Daeche, Zeeshan Umar, Andrew Sawle, Maciej Wojnowski, Xaver Schloegel, Josef Hoeglauer
-
Patent number: 11996478Abstract: A transistor device includes a semiconductor body having a substantially planar main surface, a source region extending to the main surface and having a first conductivity type, a body region extending to the main surface and having a second conductivity type, a drain region extending to the main surface and having the first conductivity type, a drift region having the first conductivity type, and a gate electrode arranged on the main surface laterally between the source and drain regions and electrically insulated from the semiconductor body by an insulation structure. The insulation structure includes a gate dielectric arranged on the main surface and a shallow trench arranged in the drift region and filled with electrically insulating material. The shallow trench has at least partly a wedge shape and the electrically insulating material has an upper surface that is substantially planar and extends substantially parallel to the main surface.Type: GrantFiled: December 16, 2021Date of Patent: May 28, 2024Assignee: Infineon Technologies Dresden GmbH & Co. KGInventors: Rolf Weis, Ahmed Mahmoud
-
Patent number: 11994891Abstract: A voltage regulating circuit including a conversion circuit configured to convert a voltage pulse sequence into a filtered analog voltage, wherein the voltage pulse sequence represents a predefined operating limiting voltage, and a regulator configured to receive the filtered analog voltage as regulation variable and to regulate an output voltage of the voltage regulating circuit to a predefined desired voltage.Type: GrantFiled: November 9, 2021Date of Patent: May 28, 2024Assignee: Infineon Technologies AGInventors: Christoph Mayerl, Albert Missoni, Christoph Saas
-
Patent number: 11994387Abstract: An inductive sensor may include a first angle measurement path associated with determining an angular position based on a first set of input signals. The inductive sensor may include a second angle measurement path associated with determining an angular position based on a second set of input signals. The inductive sensor may include an amplitude regulation path associated with regulating amplitudes of a set of output signals. The inductive sensor may include a safety path associated with performing one or more safety checks. Each safety check of the one or more safety checks may be associated with at least one of the first angle measurement path, the second angle measurement path, or the amplitude regulation path.Type: GrantFiled: April 13, 2021Date of Patent: May 28, 2024Assignee: Infineon Technologies AGInventors: Friedrich Rasbornig, Dirk Hammerschmidt, Tobias Werth
-
Patent number: 11994890Abstract: The present disclosure describes a device for determining information regarding a connection of a circuit component that is connected to an output of a regulator in order to reduce fluctuations of an output signal at the output of the regulator. The device includes a processing unit that is configured to generate a statistical value that is a measure of fluctuations of the measurement signals, and thus of the output signal at the output of the regulator, based on a plurality of measurement signals, each of which has information regarding the output signal of the regulator and is recorded while a load component generates an electrical load at the output of the regulator. The processing unit is configured to compare the statistical value with a limit value and to determine the information regarding the connection of the circuit component based on the result of the comparison.Type: GrantFiled: October 19, 2021Date of Patent: May 28, 2024Assignee: Infineon Technologies AGInventors: Ronny Andreas Schomacker, Markus Huemer, Christoph Schertz
-
Patent number: 11986021Abstract: An electronic inhalation apparatus including a body having a chip module accommodating region which is at least partially surrounded by a folding structure. When a chip module is accommodated in the chip module accommodating region, the folding structure is bent around the chip module in order to fasten the chip module.Type: GrantFiled: May 4, 2021Date of Patent: May 21, 2024Assignee: Infineon Technologies AGInventors: Jens Pohl, Thea Goetz, Frank Pueschner, Thomas Spoettl
-
Patent number: 11991062Abstract: In some implementations, a sensor may determine a delay latency value associated with an amount of time from completion of a set of sensor tasks to an actual time of reception of a trigger to selectively transmit or sample sensor data. The sensor may calculate a deviation of the delay latency value from a target delay latency. The sensor may transmit a data frame including an indication associated with the deviation of the delay latency value from the target delay latency.Type: GrantFiled: October 18, 2021Date of Patent: May 21, 2024Assignee: Infineon Technologies AGInventors: Christof Michenthaler, Thomas Hafner, Benjamin Kollmitzer, Alexander Plautz, Andrea Possemato, Constantin Stroi
-
Patent number: 11991341Abstract: A time-of-flight (ToF) image sensor system includes a pixel array, where each pixel of the pixel array is configured to receive a reflected modulated light signal and to demodulate the reflected modulated light signal to generate an electrical signal; a plurality of analog-to-digital converters (ADCs), where each ADC is coupled to at least one assigned pixel of the pixel array and is configured to convert a corresponding electrical signal generated by the at least one assigned pixel into an actual pixel value; and a binning circuit coupled to the plurality of ADCs and configured to generate at least one interpolated pixel, where the binning circuit is configured to generate each of the at least one interpolated pixel based on actual pixel values corresponding to a different pair of adjacent pixels of the pixel array, each of the at least one interpolated pixel having a virtual pixel value.Type: GrantFiled: December 8, 2022Date of Patent: May 21, 2024Assignee: Infineon Technologies AGInventor: Krum Beshinski
-
Patent number: 11990468Abstract: An RF switch device includes transistors coupled in series forming an RF conductive current path; a first resistive bias network forming a DC conductive bias path between gate nodes of the plurality of transistors; and a first ESD bias component coupled between the RF conductive current path and the first resistive bias network, wherein the first ESD bias component provides a DC conductive path between the RF conductive current path of the RF switch device and the first resistive bias network during an ESD event.Type: GrantFiled: August 23, 2022Date of Patent: May 21, 2024Assignee: INFINEON TECHNOLOGIES AGInventors: Valentyn Solomko, Semen Syroiezhin, Mirko Scholz
-
Patent number: 11990520Abstract: A method of manufacturing a semiconductor device includes: providing a silicon carbide substrate that includes device regions and a grid-shaped kerf region laterally separating the device regions; forming a mold structure on a backside surface of the grid-shaped kerf region; forming backside metal structures on a backside surface of the device regions; and separating the device regions, wherein parts of the mold structure form frame structures laterally surrounding the backside metal structures.Type: GrantFiled: November 22, 2021Date of Patent: May 21, 2024Assignee: INFINEON TECHNOLOGIES AGInventors: Andre Brockmeier, Guenter Denifl, Ronny Kern, Michael Knabl, Matteo Piccin, Francisco Javier Santos Rodriguez
-
Patent number: 11989145Abstract: Some examples relate to a method. In the method, a write transaction is routed from a master device to a slave device through a communication path. The communication path includes a first bridge and a second bridge downstream of the first bridge. The first bridge and the second bridge are coupled to one another via an interface structure. The first bridge sets a write busy signal on the communication path when the write transaction is processed by the first bridge; and in response to the first bridge setting the write busy signal, the second bridge holds the write busy signal until the write transaction has been received by the slave device. Upon the slave device receiving the write transaction, the second bridge resets the write busy signal to propagate the reset write busy signal back to the master device through the first bridge.Type: GrantFiled: February 14, 2022Date of Patent: May 21, 2024Assignee: Infineon Technologies AGInventors: Frank Hellwig, Glenn Ashley Farrall, Darren Galpin, Sandeep Vangipuram
-
Patent number: 11990405Abstract: A method for producing a semiconductor arrangement includes applying a metallization layer on an upper main side of a lower semiconductor chip, structuring the metallization layer, and fastening an upper semiconductor chip on the upper main side of the lower semiconductor chip by a bonding material, wherein the metallization layer is structured such that the metallization layer has an increased roughness along a contour of the upper semiconductor chip in comparison with the rest of the metallization layer, wherein wetting of the upper main side of the lower semiconductor chip by the bonding material is limited by a structure in the metallization layer to a region below the upper semiconductor chip.Type: GrantFiled: March 25, 2022Date of Patent: May 21, 2024Assignee: Infineon Technologies AGInventor: Michael Stadler
-
Patent number: 11990748Abstract: An apparatus includes a controller. The controller monitors a magnitude of voltage powering a first dynamic load disposed in a series circuit path of multiple dynamic loads. The controller compares the magnitude of the voltage to a reference voltage. Based on the comparing, the controller controls operation of multiple power converter phases in a power converter to maintain a magnitude of the voltage powering the first dynamic load.Type: GrantFiled: May 17, 2021Date of Patent: May 21, 2024Assignee: Infineon Technologies Austria AGInventors: Kushal Kshirsagar, Prasan Kasturi, Danny Clavette, Darryl Tschirhart
-
Publication number: 20240162205Abstract: A power semiconductor package comprises a leadframe comprising a first die pad, a second die pad and a plurality of external contacts. The first and second die pads are separated by a first gap. A power semiconductor die is arranged on and electrically coupled to a first side of the first die pad. A diode is arranged on and electrically coupled to a first side of the second die pad. A molded body encapsulates the power semiconductor die and the diode, the molded body having a first side, an opposite second side and lateral sides connecting the first and second sides. A second side of the first die pad is exposed from the second side of the molded body. A second side of the second die pad is completely covered by an electrically insulating material.Type: ApplicationFiled: November 10, 2023Publication date: May 16, 2024Applicant: Infineon Technologies Austria AGInventors: Marcus BÖHM, Stefan WÖTZEL, Andreas GRASSMANN, Bernd SCHMOELZER, Uwe SCHINDLER
-
Publication number: 20240162896Abstract: A resistor network with reduced area and/or improved voltage resolution and methods of designing and operating the same are provided. Generally, the resistor network includes a resistor ladder with a first number (n) of integrated resistors coupled in series between a top and a bottom contact, with one or more contacts coupled between adjacent resistors. A second number of integrated resistors is coupled in parallel between the top and bottom contacts, and a third number of integrated resistors is coupled in series between the second integrated resistors and either the top or the bottom contact. Each of the integrated resistors has a resistance of R, and a voltage developed across each resistor in the resistor ladder is equal to a voltage applied between the top and bottom contacts divided by n. Where the second number is n-1, and the third number is 1, the total number of resistors is 2n.Type: ApplicationFiled: November 17, 2023Publication date: May 16, 2024Applicant: Infineon Technologies LLCInventor: Oren Shlomo
-
Patent number: 11984392Abstract: A semiconductor package includes: a carrier having an electrically insulative body and a first contact structure at a first side of the electrically insulative body; and a semiconductor die having a first pad attached to the first contact structure of the carrier, the first pad being at source or emitter potential. The first pad is spaced inward from an edge of the semiconductor die by a first distance. The semiconductor die has an edge termination region between the edge and the first pad. The first contact structure of the carrier is spaced inward from the edge of the semiconductor die by a second distance greater than the first distance such that an electric field that emanates from the edge termination region in a direction of the carrier during normal operation of the semiconductor die does not reach the first contact structure of the carrier. Methods of production are also provided.Type: GrantFiled: August 27, 2021Date of Patent: May 14, 2024Assignee: Infineon Technologies AGInventors: Chee Yang Ng, Stefan Woetzel, Edward Fuergut, Thai Kee Gan, Chee Hong Lee, Jayaganasan Narayanasamy, Ralf Otremba
-
Patent number: 11982526Abstract: In some implementations, an angle sensor may determine an angular position of an object based on first sensor values received from a first set of sensing elements. The first sensor values include a first x-component of a magnetic field and a first y-component of the magnetic field. The angle sensor may determine the angular position of the object based on second sensor values received from a second set of sensing elements. The second sensor values include a second x-component of the magnetic field and a second y-component of the magnetic field. The angle sensor may perform a set of safety checks, including performing an x-component check based on the first x-component and the second x-component and performing a y-component check based on the first y-component and the second y-component. The angle sensor may provide an indication of a result of the set of safety checks.Type: GrantFiled: June 21, 2021Date of Patent: May 14, 2024Assignee: Infineon Technologies AGInventor: Dirk Hammerschmidt
-
Patent number: 11983411Abstract: A method can include, in a default mode of a memory device, decoding command data received on a unidirectional command address (CA) bus of a memory interface according to a first standard. In response to decoding a mode enter command, placing the memory device into an alternate management mode. In the alternate management mode, receiving alternate command data on the CA bus, and in response to receiving a command execute indication on the CA bus, decoding alternate command data according to a second standard to execute an alternate command. In response to decoding a mode exit command received on the CA bus according to the first standard, returning the memory device to the default mode. The memory interface comprises the CA bus and a data bus, and the CA bus and data bus comprise a plurality of parallel input connections. Corresponding devices and systems are also disclosed.Type: GrantFiled: April 25, 2022Date of Patent: May 14, 2024Assignee: Infineon Technologies LLCInventors: Nobuaki Hata, Clifford Zitlaw, Yuichi Ise, Stephan Rosner