Patents Assigned to Infineon Technologies
-
Patent number: 11973016Abstract: A semiconductor device includes a semiconductor die having a vertical transistor device with a source electrode, a drain electrode and a gate electrode, the semiconductor die having a first surface and a second surface opposing the first surface. A first metallization structure is located on the first surface and includes at least one source pad coupled to the source electrode, at least one drain pad coupled to the drain electrode and at least one gate pad coupled to the gate electrode, A second metallization structure is electrically insulated from the semiconductor die by the electrically insulating layer.Type: GrantFiled: April 29, 2020Date of Patent: April 30, 2024Assignee: Infineon Technologies Austria AGInventors: Elvir Kahrimanovic, Gerhard Noebauer, Oliver Blank, Alessandro Ferrara
-
Patent number: 11971832Abstract: A method can include: receiving a plurality of consecutive commands on a unidirectional command-address (CA) bus input of a discrete nonvolatile memory (NVM) device, the commands being synchronous with a timing clock; for each received command, determining if the command is an express read (NVR) command, if a command is determined to be an NVR command, determining if a next consecutive command is an NVR command, wherein consecutive NVR commands form an NVR command sequence; in response to the no more than the NVR command sequence, accessing read data stored in NVM cells of the NVM device; and driving the read data on parallel data input/outputs (I/Os) of the NVM device in a burst of data values, the data values of the burst being output in synchronism with rising and falling edges of the timing clock; wherein the CA bus input includes a plurality of parallel CA signal inputs. Related memory devices and systems are also disclosed.Type: GrantFiled: December 17, 2020Date of Patent: April 30, 2024Assignee: INFINEON TECHNOLOGIES LLCInventors: Clifford Zitlaw, Stephan Rosner, Hans Van Antwerpen, Morgan Andrew Whately
-
Patent number: 11973071Abstract: In an embodiment, a semiconductor module includes a low side switch and a high side switch. The low side switch and the high side switch are arranged laterally adjacent one another and coupled in series between a ground package pad and a voltage input (VIN) package pad of the semiconductor module and form a half bridge configuration having an output node. The semiconductor module further includes a first capacitor pad coupled to ground potential and a second capacitor pad coupled to a VIN potential. The first capacitor pad is arranged vertically above the low side switch and the second capacitor pad is arranged vertically above the high side switch.Type: GrantFiled: May 4, 2021Date of Patent: April 30, 2024Assignee: Infineon Technologies Austria AGInventors: Gerhard Noebauer, Sergey Yuferev
-
Patent number: 11973147Abstract: A power semiconductor component for voltage limiting includes a rear-side base zone electrically contacted with a rear-side electrode and a front-side base zone electrically contacted with a front-side electrode. At least one switch-on structure is embedded at least into one of the rear-side base zone and the front-side base zone and is electrically contacted by the electrode contacting the embedding base zone. At least one triggering structure is provided as a breakdown structure of a first type, present between the front-side and rear-side electrodes. At least one further triggering structure is provided as a breakdown structure of a second type, present between the front-side and rear-side electrodes. The front-side and rear-side electrodes are each electrically conductively pressure-contacted by an electrically conductive contact plate at least one of which functions as a heat sink for dissipating heat generated in the semiconductor body.Type: GrantFiled: February 8, 2022Date of Patent: April 30, 2024Assignee: Infineon Technologies Bipolar GmbH & Co. KGInventors: Juergen Schiele, Reiner Barthelmess, Uwe Kellner-Werdehausen, Sebastian Paul Sommer
-
Patent number: 11965976Abstract: In accordance with an embodiment, a method of operating a radar system includes receiving radar configuration data from a host, and receiving a start command from the host after receiving the radar configuration data. The radar configuration data includes chirp parameters and frame sequence settings. After receiving the start command, configuring a frequency generation circuit is configured with the chirp parameters and radar frames are triggered at a preselected rate.Type: GrantFiled: June 17, 2020Date of Patent: April 23, 2024Assignee: Infineon Technologies AGInventors: Saverio Trotta, Reinhard-Wolfgang Jungmaier, Dennis Noppeney, Ashutosh Baheti, Ismail Nasr, Jagjit Singh Bal
-
Patent number: 11967639Abstract: In accordance with an embodiment, a semiconductor device includes: an n-doped region disposed over an insulating layer; a p-doped region disposed over the insulating layer adjacent to the n-doped region, where an interface between the n-doped region and the p-doped region form a first diode junction; a plurality of segmented p-type anode regions disposed over the insulating layer, each of the plurality of segmented p-type anode regions being surrounded by the n-doped region, where a doping concentration of the plurality of segmented p-type anode regions is greater than a doping concentration of the p-doped region; and a plurality of segmented n-type cathode regions disposed over the insulating layer. Each of the plurality of segmented n-type cathode regions are surrounded by the p-doped region, where a doping concentration of the plurality of segmented n-type cathode regions is greater than a doping concentration of the n-doped region.Type: GrantFiled: January 26, 2022Date of Patent: April 23, 2024Assignee: Infineon Technologies AGInventors: Gernot Langguth, Anton Boehm, Christian Cornelius Russ, Mirko Scholz
-
Patent number: 11967562Abstract: A method for fabricating packaged semiconductor devices is disclosed. In one example the method comprises providing a plurality of semiconductor dies, the semiconductor dies being arranged in an array on a carrier such that a first side of the semiconductor dies faces the carrier and such that an empty space is arranged laterally besides each semiconductor die. A substrate comprising a plurality of conductive elements is arranged over the plurality of semiconductor dies such that a conductive element is arranged in the respective empty space besides each one of the semiconductor dies. The plurality of semiconductor dies are molded over to form a molded body, and singulating packaged semiconductor devices from the molded body by cutting through the molded body.Type: GrantFiled: April 5, 2021Date of Patent: April 23, 2024Assignee: Infineon Technologies AGInventor: Horst Theuss
-
Patent number: 11965756Abstract: Implementations relate to a sensor assembly for determining rotation about an axis and linear movement parallel to the axis. The sensor assembly comprises a magnetic structure comprising a north pole radially displaced from the axis and a south pole radially displaced from the axis and opposite to the north pole. The north pole and the south pole of the magnet extend radially into the direction of the axis at an axial end of the sensor assembly. The sensor assembly further comprises at least one sensor element sensitive to magnetic fields radially between the north pole and the south pole.Type: GrantFiled: April 5, 2022Date of Patent: April 23, 2024Assignee: Infineon Technologies AGInventors: Joo Il Park, Richard Heinz, Hyun Jeong Kim, Sehwan Kim, Stephan Leisenheimer, Severin Neuner
-
Patent number: 11965909Abstract: A magnetic sensor system includes a toothed wheel configured to rotate about a rotation axis that extends in an axial direction, wherein the toothed wheel includes a plurality of teeth and a plurality of notches arranged that define a circumferential perimeter, wherein the toothed wheel further includes an interior cavity arranged within the circumferential perimeter; a front-bias magnet arranged within the interior cavity of the toothed wheel, wherein the front-bias magnet is rotationally fixed and is magnetized with a magnetization direction that extends along a radial axis of the toothed wheel; and a magnetic sensor arranged exterior to the toothed wheel, wherein the magnetic sensor includes a sensor element arranged on the radial axis that coincides with the magnetization direction of the front-bias magnet and the first sensor element is sensitive to a magnetic field of the front-bias magnet that is aligned with the radial axis.Type: GrantFiled: April 25, 2022Date of Patent: April 23, 2024Assignee: Infineon Technologies AGInventors: Gernot Binder, Rocio Elisa De La Torre Rodriguez
-
Patent number: 11962915Abstract: An imaging system includes an illumination element for emitting light and an imaging sensor having at least one photo-sensitive element that includes a first element with a modifiable first charge level and a second element with a modifiable second charge level. Control circuitry is configured to, during a first phase, control the illumination element to emit light towards a scene and drive the photo-sensitive element such that charge carriers generated in the photo-sensitive element by light received from the scene modify the first charge level. The control circuitry is configured to, during a second phase, control the illumination element to pause emission of the light and drive the photo-sensitive element such that charge carriers generated in the photo-sensitive element by light received modify the second charge level, and to generate a gray-scale image of the scene based on the first and second charge levels.Type: GrantFiled: March 11, 2022Date of Patent: April 16, 2024Assignee: Infineon Technologies AGInventors: Caterina Nahler, Hannes Plank, Armin Josef Schoenlieb
-
Patent number: 11962249Abstract: According to some embodiments, an apparatus comprises a multi-level power converter configured to convert an input voltage to an output voltage, wherein the multi-level power converter comprises one or more switching groups, wherein a switching group of the one or more switching groups comprises a pair of switches and a flying capacitor, and a controller configured to determine a duty reference for the switching group, determine a duty correction factor for the switching group based upon a flying capacitor voltage error of the flying capacitor, determine a sign correction signal based on a flying capacitor ripple voltage, and determine a duty command for activating the pair of switches based on the duty reference, the duty correction factor, and the sign correction signal.Type: GrantFiled: June 21, 2022Date of Patent: April 16, 2024Assignee: Infineon Technologies Austria AGInventors: Eslam Abdelhamid, Juan Sanchez
-
Patent number: 11963466Abstract: A switch device including a semiconductor substrate is provided. A trench is formed in the substrate, and a phase change material is provided at least partially in the trench. A heater for heating the phase change material is also provided.Type: GrantFiled: May 26, 2021Date of Patent: April 16, 2024Assignee: Infineon Technologies AGInventors: Dominik Heiss, Christoph Kadow, Matthias Markert
-
Patent number: 11961904Abstract: In an example, for manufacturing a semiconductor device, first dopants are implanted through a first surface section of a first surface of a silicon carbide body. A trench is formed that extends from the first surface into the silicon carbide body. The trench includes a first sidewall surface and an opposite second sidewall surface. A spacer mask is formed. The spacer mask covers at least the first sidewall surface. Second dopants are implanted through a portion of a bottom surface of the trench exposed by the spacer mask. The first dopants and the second dopants have a same conductivity type. The first dopants and the second dopants are activated. The first dopants form a doped top shielding region adjoining the second sidewall surface. The second dopants form a doped buried shielding region adjoining the bottom surface.Type: GrantFiled: June 21, 2021Date of Patent: April 16, 2024Assignee: INFINEON TECHNOLOGIES AGInventors: Ralf Siemieniec, Wolfgang Jantscher, David Kammerlander
-
Patent number: 11962973Abstract: A combined MicroElectroMechanical structure (MEMS) includes a first piezoelectric membrane having one or more first electrodes, the first piezoelectric membrane being affixed between a first holder and a second holder; and a second piezoelectric membrane having an inertial mass and one or more second electrodes, the second piezoelectric membrane being affixed between the second holder and a third holder.Type: GrantFiled: February 6, 2023Date of Patent: April 16, 2024Assignee: Infineon Technologies AGInventors: Christian Bretthauer, David Tumpold, Pradyumna Mishra, Daniel Neumaier
-
Patent number: 11960608Abstract: A method to secure boot an electronic device is disclosed according to some embodiments. The method includes receiving a request to initiate a boot sequence using memory content stored in a non-volatile memory circuit. A secure boot circuit receives verification data from the non-volatile memory circuit indicating the memory content. The verification data includes an error correction code for the memory content without including all of the memory content. A cryptographic hashing operation is performed to the error correction code in the secure boot circuit to obtain a digest of the error correction code. The digest is compared with a pre-stored reference digest to generate a verification signal. The verification signal is provided to the electronic device indicating whether the boot sequence passes the verification.Type: GrantFiled: April 29, 2021Date of Patent: April 16, 2024Assignee: Infineon Technologies AGInventors: Atilla Bulmus, Jeffrey Todd Kelley, Chris Wunderlich
-
Patent number: 11962316Abstract: An analog-to-digital converter (ADC) includes a first controlled oscillator (CO) for generating at least one phase signal, and wherein the at least one phase signal generates a first output signal of the ADC; and at least one first frequency-controlled resistor (FDR) for receiving the at least one phase signal generated by the first CO, wherein the first CO and the at least one first FDR are coupled together at a first subtraction node of the ADC, and wherein the first subtraction node receives a first input signal.Type: GrantFiled: October 18, 2021Date of Patent: April 16, 2024Assignee: INFINEON TECHNOLOGIES AGInventors: Luis Hernandez, Ruben Garvi Jimenez-Ortiz, Andreas Wiesbauer
-
Patent number: 11955450Abstract: A method for producing a semiconductor arrangement includes: forming a first metallization layer on a first side of a dielectric insulation layer, the first metallization layer having at least two sections, each section being separated from a neighboring section by a recess; arranging a semiconductor body on one of the sections of the first metallization layer; and forming at least one indentation between a first side of the semiconductor body and a closest edge of the respective section of the first metallization layer. A distance between the first side and the closest edge of the section of the first metallization layer is between 0.5 mm and 5 mm.Type: GrantFiled: May 2, 2023Date of Patent: April 9, 2024Assignee: Infineon Technologies AGInventor: Olaf Hohlfeld
-
Patent number: 11955974Abstract: This disclosure is directed to a dual gate metal oxide semiconductor field effect transistor (MOSFET) device formed in a semiconductor material, as well as circuits and techniques for using the dual gate MOSFET device. In some examples, the dual gate MOSFET device may comprise a first MOSFET formed in the semiconductor material, and a second MOSFET formed in the semiconductor material, wherein the first MOSFET and the second MOSFET are arranged in parallel in the semiconductor material, wherein the first MOSFET and the second MOSFET include a common drain node and a common source node, and wherein the first MOSFET and the second MOSFET define different transfer characteristics.Type: GrantFiled: June 30, 2022Date of Patent: April 9, 2024Assignee: Infineon Technologies AGInventors: Dirk Ahlers, Manuel Wilke, Benjamin Schmidt, Jonas Groenvall
-
Patent number: 11953961Abstract: An electric switch-mode power converter comprises: a parameter predictor for predicting and updating at least one regulator parameter of a regulator controlling a switching device of the converter, a performance feedback signal generator for providing a performance feedback signal indicative of a performance of the conversion operation, wherein the parameter predictor is configured to predict an update of the regulator parameter based on the performance feedback signal and during update intervals, the intervals being during the power conversion operation and being separated by pauses without update.Type: GrantFiled: September 13, 2021Date of Patent: April 9, 2024Assignee: Infineon Technologies Austria AGInventors: Salman Nazir, Benjamin L. Schwabe
-
Patent number: 11953676Abstract: A method of synchronizing a first oscillation about a first axis with a second oscillation about a second axis includes: generating a first position signal that indicates a position of the first oscillation about the first axis; generating a second position signal that indicates a position of the second oscillation about the first axis; determining a phase difference between the first and the second position signals; comparing the phase difference to a threshold value to generate a comparison result; generating a first reference signal having a first frequency and a second reference signal having a second frequency; synchronizing the first oscillation to the first frequency and synchronizing the second oscillation to the second frequency; monitoring the comparison result; and synchronously triggering a start of the first reference signal and the second reference signal responsive to the comparison result indicating that the phase difference is less than the threshold value.Type: GrantFiled: August 30, 2022Date of Patent: April 9, 2024Assignee: Infineon Technologies AGInventors: Norbert Druml, Alberto Garcia Izquierdo