Abstract: The present invention provides a method of cross double pitch patterning for forming a contact printing mask. First, a first, a second and a third layer a successively deposited; a photoresist is deposited on the third layer, and then trimmed into a first pre-pattern, on which an oxide layer is deposited. The oxide layer is etched into spacers forming a first pattern that is then etched into the third layer. A second cross pattern is formed the same way on the third layer. Finally the first and second layers are etched with selectivity both patterns.
Abstract: A semiconductor structure includes a matrix, an integrated circuit and a scribe line. The matrix includes a scribe line region and a circuit region. The integrated circuit is disposed within the circuit region. The scribe line is disposed within the scribe line region and includes a crack stop trench which is disposed in the matrix and adjacent to the circuit region. The crack stop trench is parallel with one side of the circuit region and filled with a composite material in a form of a grid to form a crack stop structure.
Type:
Grant
Filed:
September 14, 2011
Date of Patent:
February 24, 2015
Assignee:
Nanya Technology Corp.
Inventors:
Tse-Yao Huang, Yi-Nan Chen, Hsien-Wen Liu
Abstract: A method of manufacturing a circuit pattern with high aspect ratio is disclosed. A plurality of parallel lines and supporting lines intersecting the parallel lines are formed. Supporting isolation structures are then formed in the space between the parallel lines and the supporting line for supporting the parallel lines in a later etching process. The parallel lines and the supporting line are then disconnected after the etching process.
Abstract: A magnetoresistive random access memory (MRAM) element includes a bottom electrode embedded in a first insulating layer; an annular reference layer in a first via hole of a second insulating layer on the first insulating layer, the annular reference layer being situated above the bottom electrode; a first gap fill material layer filling the first via hole; a barrier layer covering the annular reference layer, the second insulating layer and the first gap fill material layer; an annular free layer in a second via hole of a third insulating layer on the second insulating layer, the annular free layer being situated above the annular reference layer; and a top electrode stacked on the annular free layer.
Abstract: A trench MOS structure is disclosed. The trench MOS structure includes a substrate, an epitaxial layer, a doping well, a doping region and a trench gate. The substrate has a first conductivity type, a first side and a second side opposite to the first side. The epitaxial layer has the first conductivity type and is disposed on the first side. The doping well has a second conductivity type and is disposed on the epitaxial layer. The doping region has the first conductivity type and is disposed on the doping well. The trench gate is partially disposed in the doping region. The trench gate has a bottle shaped profile with a top section smaller than a bottom section, both are partially disposed in the doping well. The bottom section of two adjacent trench gates results in a higher electrical field around the trench MOS structures.
Type:
Grant
Filed:
May 12, 2011
Date of Patent:
December 16, 2014
Assignee:
Nanya Technology Corp.
Inventors:
Chin-Te Kuo, Yi-Nan Chen, Hsien-Wen Liu
Abstract: A post-W CMP cleaning solution consists of carboxylic acid and deionized water. The carboxylic acid may be selected from the group consisting of (1) monocarboxylic acids; (2) dicarboxylic acids; (3) tricarboxylic acids; (4) polycarboxylic acids; (5) hydroxycarboxylic acids; (6) salts of the above-described carboxylic acids; and (7) any combination thereof. The post-W CMP cleaning solution can work well without adding any other chemical additives such as surfactants, corrosion inhibitors, pH adjusting agents or chelating agents.
Abstract: A memory socket with a special contact mechanism comprising a plurality of socket pins arranged in two opposite rows leaning respectively against two inner projecting portions in a socket frame, and an interacting member movably installed between the two rows of the socket pins having a cam portion to pushes the socket pin at both sides away from the interacting member during the insertion of a memory module, so that the socket pin may be bended to contact the inserted memory module.
Abstract: A signal phase adjusting loop comprising a multiphase generator and a phase adjusting circuit. The multiphase generator comprises a ring phase shifting loop having a plurality of output terminals and phase shifting units. The ring phase shifting loop phase-shifts the delayed input clock signal to generate output clock signals with different phases, wherein the output clock signals are respectively output at different output terminals. The phase adjusting circuit receives one of the output clock signals and an input signal to adjust a phase of the input signal according to a phase of the one of the output clock signals.
Abstract: An RRAM includes a resistive layer including a dielectric layer and surplus oxygen ions or nitrogen ions from a treatment on the dielectric layer after the dielectric layer is formed. When the RRAM is applied with a voltage, the oxygen ions or nitrogen ions occupy vacancies in the dielectric layer to increase resistance of the resistive layer. When the RRAM is applied with another voltage, the oxygen ions or nitrogen ions are removed from the vacancies to lower the resistance of the resistive layer.
Abstract: A measure initialization path for a delay line structure includes: a forward path, comprising a plurality of delay stages coupled in series; a first output path coupled to at least an output of a delay stage of the forward path, where at least an output of a delay stage is fed forward to the forward path; and a second output path coupled to at least an output of a delay stage of the forward path, where at least an output of a delay stage is fed forward to the forward path. When a signal is propagated through the measure initialization path, the signal successively propagates through a delay stage of the forward path, a delay stage of the first output path and a delay stage of the second output path for performing measure initialization.
Abstract: A memory array includes a plurality of digitline (DL) trenches extending along a first direction; a buried digitline between the DL trenches; a trench fill material layer sealing an air gap in each of the DL trenches; a plurality of wordline (WL) trenches extending along a second direction; an active chop (AC) trench disposed at one end of the buried digitline; a shield layer in the air gap; and a sidewall conductor around the sidewall of the AC trench.
Abstract: A reticle with a composite polarizer includes: a transparent substrate; a patterned layer disposed on said transparent substrate; and a polarizing filter disposed on said transparent substrate, wherein said transparent substrate is substantially transparent with respect to illumination light, said patterned layer is partially opaque with respect to said illumination light, and said polarizing filter is capable of selectively polarizing said illumination light.
Type:
Grant
Filed:
June 5, 2012
Date of Patent:
November 11, 2014
Assignee:
Nanya Technology Corp.
Inventors:
Scott Light, Dan Millward, Anton Devilliers, Yuan He, Michael Hyatt, Lijing Gou, Kaveri Jain, Zishu Zhang, Jianming Zhou
Abstract: A blanket stop layer is conformally formed on a layer with a large step height. A first chemical mechanical polishing process is performed to remove the blanket stop layer atop the layer in the raised region. A second chemical mechanical polishing process is performed to planarize the wafer using the blanket stop layer as a stop layer when the layer is lower than or at a same level as the blanket stop layer or using the layer as a stop layer when the blanket stop layer is lower than or at a same level as the layer, or a selective dry etch is performed to remove the layer in the raised region. Thus, the layer in the raised region can be easily removed without occurrence of dishing in the non-raised region which is protected by the blanket stop layer.
Abstract: A method of forming a buried bit line is provided. A substrate is provided and a line-shaped trench region is defined in the substrate. A line-shaped trench is formed in the line-shaped trench region of the substrate. The line-shaped trench includes a sidewall surface and a bottom surface. Then, the bottom surface of the line-shaped trench is widened to form a curved bottom surface. Next, a doping area is formed in the substrate adjacent to the curved bottom surface. Lastly, a buried conductive layer is formed on the doping area such that the doping area and the buried conductive layer together constitute the buried bit line.
Type:
Grant
Filed:
February 20, 2014
Date of Patent:
October 21, 2014
Assignee:
Nanya Technology Corp.
Inventors:
Tieh-Chiang Wu, Yi-Nan Chen, Hsien-Wen Liu
Abstract: A method for using a metal bilayer is disclosed. First, a bottom electrode is provided. Second, a dielectric layer which is disposed on and is in direct contact with the lower electrode is provided. Then, a metal bilayer which serves as a top electrode in a capacitor is provided. The metal bilayer is disposed on and is in direct contact with the dielectric layer. The metal bilayer consists of a noble metal in direct contact with the dielectric layer and a metal nitride in direct contact with the noble metal.
Type:
Grant
Filed:
April 20, 2011
Date of Patent:
September 23, 2014
Assignee:
Nanya Technology Corp.
Inventors:
Vassil Antonov, Vishwanath Bhat, Chris Carlson
Abstract: The invention provides a semiconductor device, including: a substrate; a U-shaped gate dielectric layer formed on the substrate; and a dual work function metal gate layer on the inner surface of U-shaped gate dielectric layer, wherein the dual work function metal gate layer includes a first conductive type metal layer and a second conductive type metal layer.
Abstract: A mask structure, including a substrate; an absorber layer formed on the substrate; and a patterned reflection layer formed on the absorber layer. Optionally, the mask structure may further include a buffer layer, a conductive coating, or combinations thereof. The buffer layer may be formed between the absorber layer and the reflection layer, and the conductive coating may be formed at a back side of the substrate.
Type:
Application
Filed:
March 13, 2013
Publication date:
September 18, 2014
Applicant:
NANYA TECHNOLOGY CORP.
Inventors:
Yu-Mei Ni, Chun-Yen Huang, Pei-Cheng Fan
Abstract: A semiconductor memory device includes a substrate having thereon a memory array region and a periphery circuit region. A first dielectric layer covers the memory array region and the periphery circuit region on the substrate. A second dielectric layer covers the memory array region and the periphery circuit region on the first dielectric layer. At least a capacitor structure is provided in the memory array region. The capacitor structure includes an electrode material layer embedded in the second dielectric layer. The semiconductor memory device further includes a contact structure comprising the electrode material layer.
Abstract: The present invention in a first aspect proposes a semiconductor structure with a crack stop structure. The semiconductor structure includes a matrix, an integrated circuit and a scribe line. The matrix includes a scribe line region and a circuit region. The integrated circuit is disposed within the circuit region. The scribe line is disposed within the scribe line region and includes a crack stop trench which is disposed in the matrix and adjacent to the circuit region. The crack stop trench is parallel with one side of the circuit region and filled with a composite material in the form of a grid to form a crack stop structure.
Type:
Grant
Filed:
February 5, 2014
Date of Patent:
September 9, 2014
Assignee:
Nanya Technology Corp.
Inventors:
Tse-Yao Huang, Yi-Nan Chen, Hsien-Wen Liu
Abstract: The present invention provides a method of forming tight-pitched patterns. First, a target pattern is provided, wherein the target pattern comprises a plurality of first stripe patterns, and each of the first stripe patterns has a first width and a first length. Then, a photomask comprising a plurality of second stripe patterns corresponding to the first stripe patterns is provided, and each of the second stripe patterns has a second width and a second length. Then, a first exposure process with the photomask is provided in an exposure system, wherein the first exposure process uses a first light source that can resolve the second width of each of the second stripe patterns. Lastly, a second exposure process with the photo-mask is provided in the exposure system, wherein the second exposure process uses a second light source that cannot resolve the second width of each of the second stripe patterns.