Patents Assigned to Nanya Technology Corp.
-
Patent number: 9202921Abstract: A dual channel transistor includes a semiconductor island isolated by a first shallow trench isolation (STI) extending along a first direction and a second STI extending along a second direction, wherein the first direction intersect the second direction. The dual channel transistor further includes a gate trench recessed into the semiconductor island and extending along the second direction. A gate is located in the gate trench. A first U-shaped channel region is formed in the semiconductor island. A second U-shaped channel region is formed in the semiconductor island, wherein the second U-shaped channel region is segregate from the first U-shaped channel region by the gate. During operation, the gate controls two U-shaped channel regions simultaneously.Type: GrantFiled: March 30, 2010Date of Patent: December 1, 2015Assignee: NANYA TECHNOLOGY CORP.Inventor: Tieh-Chiang Wu
-
Publication number: 20150294971Abstract: A capacitor includes a substrate, a multilayer over the substrate, a plurality of container-shaped storage node structures on the semiconductor substrate and surrounded by the multilayer, the storage node structure has a sidewall extending upwardly from the base to the top, where the sidewall includes an upper segment and a lower segment thinner than the upper segment, a capacitor dielectric material along a surface of each storage node structure, and a capacitor electrode material over the capacitor dielectric material.Type: ApplicationFiled: April 9, 2014Publication date: October 15, 2015Applicant: NANYA TECHNOLOGY CORP.Inventors: Sanjeev Sapra, Brett W. Busch, Jian Li, Chad Patrick Blessing, Greg Allen Funston
-
Patent number: 9153640Abstract: A process of forming a capacitor structure includes providing a substrate. Next, a first electrode is deposited onto the substrate. Later, a water-based ALD process is performed to deposit a transitional amorphous TiO2 layer on the first electrode. Subsequently, the transitional amorphous TiO2 layer is treated by oxygen plasma to transform the entire transitional amorphous TiO2 layer into a rutile TiO2 layer. Finally, a second electrode is deposited on the rutile TiO2 layer.Type: GrantFiled: June 30, 2014Date of Patent: October 6, 2015Assignee: NANYA TECHNOLOGY CORP.Inventors: Chun-I Hsieh, Daniel Damjanovic
-
Patent number: 9122570Abstract: A memory structure that can perform characterization of output data paths without accessing the main memory array includes: a plurality of output data paths; a plurality of registers coupled to the output data paths. The registers include: at least a first pattern register and a second pattern register, for respectively storing a first data pattern and a second data pattern; and at least a first mapping register, for storing a plurality of binary values, wherein each binary value indicates whether the first data pattern or the second data pattern should be mapped to a corresponding output data path.Type: GrantFiled: September 3, 2013Date of Patent: September 1, 2015Assignee: NANYA TECHNOLOGY CORP.Inventors: Timothy M. Hollis, Jeffrey P Wright, Kang-Yong Kim, Eric J. Stave
-
Patent number: 9118309Abstract: A shifter that can avoid utilizing a partial pulse, comprising: at least one shifting stage, for receiving an external clock signal or a command triggering clock signal to generate sampling signals according a command signal; and a command triggering clock signal generating circuit, for generating the command triggering clock signal according to the command signal. The shifting stage utilizes the external clock signal to generate the sampling signal but does not utilize the command triggering clock signal to generate the sampling signal, if the command triggering clock signal may have a partial pulse for a cycle that the shifting stage generates the sampling signal.Type: GrantFiled: October 18, 2012Date of Patent: August 25, 2015Assignee: NANYA TECHNOLOGY CORP.Inventors: Kallol Mazumder, Scott Smith
-
Patent number: 9091929Abstract: A method of forming a tight-pitched pattern. A target pattern including a plurality of first stripe patterns is provided. Each of the first stripe patterns has a first width and a first length. A photomask includes a plurality of second stripe patterns corresponding to the first stripe patterns is provided. Each of the second stripe patterns has a second width and a second length. A first exposure process with the photomask is provided in an exposure system. The first exposure process uses a first light source with a higher resolution that is capable of resolving the second width of each of the second stripe patterns. Finally, a second exposure process with the photo-mask is provided in the exposure system. The second exposure process uses a second light source with a lower resolution that is not adequate to resolve the second width of each of the second stripe patterns.Type: GrantFiled: April 10, 2014Date of Patent: July 28, 2015Assignee: NANYA TECHNOLOGY CORP.Inventor: Chun-Wei Wu
-
Patent number: 9093471Abstract: A method for forming a trench MOS structure. First, a substrate, an epitaxial layer, a doping region and a doping well are provided. The substrate has a first conductivity type, a first side and a second side opposite to the first side. The epitaxial layer has the first conductivity type and is disposed on the first side. The doping well has a second conductivity type and is disposed on the epitaxial layer. The doping region has the first conductivity type and is disposed on the doping well. A gate trench penetrates the doping region and the doping well. The doping well is partially removed to form a bottom section of the gate trench. A gate isolation is formed to cover the inner wall of the bottom section and a top section of the gate trench. The gate trench is filled with a conductive material to form a trench gate.Type: GrantFiled: November 6, 2014Date of Patent: July 28, 2015Assignee: NANYA TECHNOLOGY CORP.Inventors: Chin-Te Kuo, Yi-Nan Chen, Hsien-Wen Liu
-
Publication number: 20150206575Abstract: A DRAM includes: a temperature sensor for monitoring a temperature operating condition of the DRAM; and a binary counter coupled to the temperature sensor, for receiving external commands to perform a refresh operation, and incrementing a count upon each received external command, wherein the refresh operation will be selectively skipped according to a value of the binary counter. The binary counter is activated to a first mode when the temperature sensor determines the temperature operating condition of the DRAM goes below a first threshold and activated to a second mode when the temperature sensor determines the temperature operating condition of the DRAM goes below a second threshold lower than the first threshold.Type: ApplicationFiled: January 22, 2014Publication date: July 23, 2015Applicant: NANYA TECHNOLOGY CORP.Inventor: Donald Martin Morgan
-
Patent number: 9088268Abstract: A shifter with invalid signal filtering mechanism, comprising: a first shifting stage, for receiving and capturing an input signal in a first clock cycle; and a second shifting stage, after the first shifting stage, for receiving the input signal from the first shifting stage, and for receiving a validity signal indicating whether the input signal is valid or invalid, before a second clock cycle next to the first clock cycle occurs; wherein the second shifting stage captures the input signal transmitted from the first shifting stage if the validity signal indicates that the input signal is valid, where the second shifting stage does not capture the input signal transmitted from the first shifting stage if the validity signal indicates that the input signal is invalid.Type: GrantFiled: June 24, 2012Date of Patent: July 21, 2015Assignee: NANYA TECHNOLOGY CORP.Inventor: Kallol Mazumder
-
Patent number: 9070584Abstract: A memory array includes a plurality of digitline (DL) trenches extending along a first direction; a buried digitline between the DL trenches; a trench fill material layer sealing an air gap in each of the DL trenches; a plurality of wordline (WL) trenches extending along a second direction; an active chop (AC) trench disposed at one end of the buried digitline; a shield layer in the air gap; and a sidewall conductor around the sidewall of the AC trench.Type: GrantFiled: May 24, 2013Date of Patent: June 30, 2015Assignee: NANYA TECHNOLOGY CORP.Inventors: Shyam Surthi, Lars Heineck
-
Patent number: 9070871Abstract: A magnetoresistive random access memory (MRAM) element includes a bottom electrode embedded in a first insulating layer; an annular reference layer in a first via hole of a second insulating layer on the first insulating layer, the annular reference layer being situated above the bottom electrode; a first gap fill material layer filling the first via hole; a barrier layer covering the annular reference layer, the second insulating layer and the first gap fill material layer; an annular free layer in a second via hole of a third insulating layer on the second insulating layer, the annular free layer being situated above the annular reference layer; and a top electrode stacked on the annular free layer.Type: GrantFiled: October 31, 2014Date of Patent: June 30, 2015Assignee: NANYA TECHNOLOGY CORP.Inventors: Chun-I Hsieh, Chang-Rong Wu
-
Patent number: 9041099Abstract: The present invention provides a single-sided access device including an active fin structure comprising a source region and a drain region; an insulating layer interposed between the source region and the drain region; a trench isolation structure disposed at one side of the active fin structure; a single-sided sidewall gate electrode disposed on the other side of the active fin structure opposite to the trench isolation structure so that the active fin structure is sandwiched by trench isolation structure and the single-sided sidewall gate electrode; and a gate protrusion laterally and electrically extended from the single-sided sidewall gate electrode and embedded between the source region and the drain region under the insulating layer.Type: GrantFiled: April 11, 2011Date of Patent: May 26, 2015Assignee: NANYA TECHNOLOGY CORP.Inventors: Shyam Surthi, Sheng-Wei Yang
-
Patent number: 9041154Abstract: A semiconductor memory device includes a substrate having thereon a memory array region and a periphery circuit region. A first dielectric layer covers the memory array region and the periphery circuit region on the substrate. A second dielectric layer covers the memory array region and the periphery circuit region on the first dielectric layer. At least a capacitor structure is provided in the memory array region. The capacitor structure includes an electrode material layer embedded in the second dielectric layer. The semiconductor memory device further includes a contact structure comprising the electrode material layer.Type: GrantFiled: March 6, 2013Date of Patent: May 26, 2015Assignee: NANYA TECHNOLOGY CORP.Inventors: Chien-An Yu, Chih-Huang Wu
-
Publication number: 20150123280Abstract: An access device includes a plurality of first digit lines (DL) trenches extending along a first direction, buried digit lines between each DL trench, second and third trenches separating the digit lines, a filling material filling the digit line trenches comprising airgaps in each second trench, a plurality of word line (WL) trenches extending along a second direction, metal word lines deposited on the walls of the word line trenches, a filling material filling the word line trenches.Type: ApplicationFiled: November 1, 2013Publication date: May 7, 2015Applicant: NANYA TECHNOLOGY CORP.Inventors: Shyam Surthi, Lars Heineck
-
Publication number: 20150123195Abstract: A recessed channel access transistor device is provided. A semiconductor substrate having thereon a trench is provided. The trench extends from a main surface of the semiconductor substrate to a predetermined depth. A buried gate electrode is disposed at a lower portion of the trench. A gate oxide layer is formed between the buried gate electrode and the semiconductor substrate. A drain doping region on a first side (cell side) of the trench in the semiconductor substrate and a source doping region on a second side (digit side) of the trench are formed. The source doping region has a junction depth that is deeper than that of the drain doping region. An L-shaped channel is defined along a sidewall surface on the first side and along a bottom surface of the trench between the drain doping region and the source doping region.Type: ApplicationFiled: November 4, 2013Publication date: May 7, 2015Applicant: NANYA TECHNOLOGY CORP.Inventors: Tieh-Chiang Wu, Wei-Ming Liao
-
Patent number: 9024377Abstract: A semiconductor device capable of reducing influences of adjacent word lines is provided in the present invention. The semiconductor device includes: a substrate, and a word line disposed in the substrate. The word line includes: a gate electrode, a gate dielectric layer disposed between the gate electrode and the substrate and at least one first charge trapping dielectric layer disposed adjacent to the gate electrode, wherein the first charge trapping dielectric layer comprises HfO2, TiO2, ZrO2, a germanium nanocrystal layer, an organic charge trapping material, HfSiOxNy, or MoSiOqNz.Type: GrantFiled: December 14, 2011Date of Patent: May 5, 2015Assignee: Nanya Technology Corp.Inventor: Shian-Jyh Lin
-
Patent number: 9012330Abstract: The present invention provides a method of cross double pitch patterning for forming a contact printing mask. First, a first, a second and a third layer a successively deposited; a photoresist is deposited on the third layer, and then trimmed into a first pre-pattern, on which an oxide layer is deposited. The oxide layer is etched into spacers forming a first pattern that is then etched into the third layer. A second cross pattern is formed the same way on the third layer. Finally the first and second layers are etched with selectivity both patterns.Type: GrantFiled: August 22, 2013Date of Patent: April 21, 2015Assignee: Nanya Technology Corp.Inventors: Vinay Nair, Lars Heineck
-
Patent number: 8999733Abstract: An RRAM includes a resistive layer including a dielectric layer and surplus oxygen ions or nitrogen ions from a treatment on the dielectric layer after the dielectric layer is formed. When the RRAM is applied with a voltage, the oxygen ions or nitrogen ions occupy vacancies in the dielectric layer to increase resistance of the resistive layer. When the RRAM is applied with another voltage, the oxygen ions or nitrogen ions are removed from the vacancies to lower the resistance of the resistive layer.Type: GrantFiled: October 28, 2014Date of Patent: April 7, 2015Assignee: Nanya Technology Corp.Inventors: Chun-I Hsieh, Chang-Rong Wu, Neng-Tai Shih
-
Patent number: 8988967Abstract: A method is provided for relaying data to a memory array operating in synchronization with a clock signal having a first transition edge. A data strobe signal having a second transition edge corresponding to the first transition edge is provided. A first signal is provided. The data is latched into the first signal at a first time point lagged behind the first transition edge by a first time interval until a second time point in response to the first transition edge for relaying the data of the first signal to the memory array when the second transition edge appears earlier than the first transition edge.Type: GrantFiled: August 13, 2012Date of Patent: March 24, 2015Assignee: Nanya Technology Corp.Inventors: Phat Truong, Tien Dinh Le
-
Publication number: 20150067197Abstract: A memory structure that can perform characterization of output data paths without accessing the main memory array includes: a plurality of output data paths; a plurality of registers coupled to the output data paths. The registers include: at least a first pattern register and a second pattern register, for respectively storing a first data pattern and a second data pattern; and at least a first mapping register, for storing a plurality of binary values, wherein each binary value indicates whether the first data pattern or the second data pattern should be mapped to a corresponding output data path.Type: ApplicationFiled: September 3, 2013Publication date: March 5, 2015Applicant: NANYA TECHNOLOGY CORP.Inventors: Timothy M. Hollis, Jeffrey P. Wright, Kang-Yong Kim, Eric J. Stave