Patents Assigned to Netlist, Inc.
-
Patent number: 8705239Abstract: A heat dissipation system for use with an electronic module is provided. The electronic module includes a first side with a first plurality of electronic components mounted thereon and a second side with a second plurality of electronic components mounted thereon. The heat dissipation system includes a first segment mountable on the module to be in thermal communication with at least one electronic component of the first plurality of electronic components. The system further includes a second segment mountable on the module to be in thermal communication with at least one electronic component of the second plurality of electronic components. The system includes a third segment mountable on the module to be in thermal communication with the first segment and with the second segment, the third segment providing a path through which heat flows from the first segment to the second segment.Type: GrantFiled: August 8, 2011Date of Patent: April 22, 2014Assignee: Netlist, Inc.Inventors: Enchao Yu, Zhiyong An
-
Patent number: 8689064Abstract: A memory module for operating with a system memory controller comprises a plurality of data ports, a plurality of memory devices organized in ranks, and a plurality of data handlers. Each respective data handler is coupled to a respective set of data ports of the plurality of data ports and to a respective set of memory devices of the plurality of memory devices. Each set of memory devices include at least one memory device from each rank. In a normal mode, each respective data handler is configured to provide write data received from the system memory controller via the respective data ports to the respective set of memory devices. In a test mode, each respective data handler is configured to provide test data generated in the respective data handler to the respective set of memory devices.Type: GrantFiled: January 19, 2013Date of Patent: April 1, 2014Assignee: Netlist, Inc.Inventors: Hyun Lee, Jayesh R. Bhakta, Soonju Choi
-
Patent number: 8677060Abstract: Certain embodiments described herein include a memory system having a register coupled to a host system and operable to receive address and control signals from the host system, a volatile memory subsystem, a non-volatile memory subsystem, a controller coupled to the non-volatile memory subsystem, and a circuit coupled to the register, the volatile memory subsystem, and the controller. In a first mode of operation, the circuit is operable to selectively isolate the controller from the volatile memory subsystem, and to selectively couple the volatile memory subsystem to the register to allow data to be communicated between the volatile memory subsystem and the host system. In a second mode of operation, the circuit is operable to selectively couple the controller to the volatile memory subsystem to allow data to be communicated between the volatile memory subsystem and the non-volatile memory subsystem using the controller, and is operable to selectively isolate the volatile memory subsystem from the register.Type: GrantFiled: May 29, 2013Date of Patent: March 18, 2014Assignee: Netlist, Inc.Inventors: Chi-She Chen, Jeffrey C. Solomon, Scott H. Milton, Jayesh Bhakta
-
Patent number: 8671243Abstract: Certain embodiments described herein include a memory system having a volatile memory subsystem, a non-volatile memory subsystem, a controller coupled to the non-volatile memory subsystem, and a circuit coupled to the volatile memory subsystem, to the controller, and to a host system. In a first mode of operation, the circuit is operable to selectively isolate the controller from the volatile memory subsystem, and to selectively couple the volatile memory subsystem to the host system to allow data to be communicated between the volatile memory subsystem and the host system. In a second mode of operation, the circuit is operable to selectively couple the controller to the volatile memory subsystem to allow data to be communicated between the volatile memory subsystem and the nonvolatile memory subsystem using the controller, and the circuit is operable to selectively isolate the volatile memory subsystem from the host system.Type: GrantFiled: May 29, 2013Date of Patent: March 11, 2014Assignee: Netlist, Inc.Inventors: Chi-She Chen, Jeffrey C. Solomon, Scott H. Milton, Jayesh Bhakta
-
Publication number: 20140040568Abstract: A memory module is operable to communicate with a memory controller via a data bus and a control/address bus and comprises a module board; a plurality of memory devices mounted on the module board; and multiple sets of data pins along an edge of the module board. Each respective set of the multiple sets of data pins is operatively coupled to a respective set of multiple sets of data lines in the data bus. The memory module further comprises a control circuit configured to receive control/address information from the memory controller via the control/address bus and to produce module control signals. The memory module further comprises a plurality of buffer circuits each being disposed proximate to and electrically coupled to a respective set of the multiple sets of data pins.Type: ApplicationFiled: August 20, 2013Publication date: February 6, 2014Applicant: Netlist, Inc.Inventors: Hyun Lee, Jayesh R. Bhakta
-
Publication number: 20140040569Abstract: A circuit is mountable on a memory module that includes a plurality of memory devices and that is operable in a computer system to perform memory operations in response to memory commands from a memory controller. The circuit comprises a register device configured to receive a set of input control/address signals associated with a respective memory command (e.g., a read command or a write command) from the memory controller and to generate a set of output control/address signals in response to the set of input control/address signals. The set of output control/address signals are provided to the plurality of memory devices.Type: ApplicationFiled: August 20, 2013Publication date: February 6, 2014Applicant: Netlist, Inc.Inventors: Jefferey C. Solomon, Jayesh R. Bhakta
-
Patent number: 8599634Abstract: A circuit is configured to be operatively coupled to a plurality of memory devices arranged into one or more logical ranks. Each logical rank may correspond to a set of at least two physical ranks. The circuit is configured to be operatively coupled to a memory controller of a computer system to receive a logical rank refresh command. In response, the circuit can initiate a first refresh operation for one or more first physical ranks and then initiate a second refresh operation for one or more second physical ranks. The circuit can further include a memory location storing a refresh time (tRFC) value accessible by the memory controller and based at least in part on a calculated maximum amount of time for refreshing the logical rank.Type: GrantFiled: August 13, 2012Date of Patent: December 3, 2013Assignee: Netlist, Inc.Inventors: Hyun Lee, Jayesh Bhakta
-
Publication number: 20130254497Abstract: Certain embodiments described herein include a memory system having a register coupled to a host system and operable to receive address and control signals from the host system, a volatile memory subsystem, a non-volatile memory subsystem, a controller coupled to the non-volatile memory subsystem, and a circuit coupled to the register, the volatile memory subsystem, and the controller. In a first mode of operation, the circuit is operable to selectively isolate the controller from the volatile memory subsystem, and to selectively couple the volatile memory subsystem to the register to allow data to be communicated between the volatile memory subsystem and the host system. In a second mode of operation, the circuit is operable to selectively couple the controller to the volatile memory subsystem to allow data to be communicated between the volatile memory subsystem and the non-volatile memory subsystem using the controller, and is operable to selectively isolate the volatile memory subsystem from the register.Type: ApplicationFiled: May 29, 2013Publication date: September 26, 2013Applicant: Netlist, Inc.Inventors: Chi-She Chen, Jeffrey C. Solomon, Scott H. Milton, Jayesh Bhakta
-
Publication number: 20130254456Abstract: Certain embodiments described herein include a memory system having a volatile memory subsystem, a non-volatile memory subsystem, a controller coupled to the non-volatile memory subsystem, and a circuit coupled to the volatile memory subsystem, to the controller, and to a host system. In a first mode of operation, the circuit is operable to selectively isolate the controller from the volatile memory subsystem, and to selectively couple the volatile memory subsystem to the host system to allow data to be communicated between the volatile memory subsystem and the host system. In a second mode of operation, the circuit is operable to selectively couple the controller to the volatile memory subsystem to allow data to be communicated between the volatile memory subsystem and the nonvolatile memory subsystem using the controller, and the circuit is operable to selectively isolate the volatile memory subsystem from the host system.Type: ApplicationFiled: May 29, 2013Publication date: September 26, 2013Applicant: Netlist, Inc.Inventors: Chi-She Chen, Jeffrey C. Solomon, Scott H. Milton, Jayesh Bhakta
-
Patent number: 8516185Abstract: A memory system and method utilizing one or more memory modules is provided. The memory module includes a plurality of memory devices and a controller configured to receive control information from a system memory controller and to produce module control signals. The memory module further includes a plurality of circuits, for example byte-wise buffers, which are configured to selectively isolate the plurality of memory devices from the system memory controller. The circuits are operable, in response to the module control signals, to drive write data from the system memory controller to the plurality of memory devices and to merge read data from the plurality of memory devices to the system memory controller. The circuits are distributed at corresponding positions separate from one another.Type: GrantFiled: April 15, 2010Date of Patent: August 20, 2013Assignee: Netlist, Inc.Inventors: Hyun Lee, Jayesh R. Bhakta
-
Patent number: 8516188Abstract: A circuit is configured to be mounted on a memory module configured to be operationally coupled to a computer system. The memory module has a first number of ranks of double-data-rate (DDR) memory circuits activated by a first number of chip-select signals. The circuit is configurable to receive a set of signals comprising address signals and a second number of chip-select signals smaller than the first number of chip-select signals. The circuit is further configurable to generate phase-locked clock signals, to selectively isolate a load of at least one rank of the first number of ranks from the computer system in response at least in part to the set of signals, and to generate the first number of chip-select signals in response at least in part to the phase-locked clock signals, the address signals, and the second number of chip-select signals.Type: GrantFiled: November 1, 2011Date of Patent: August 20, 2013Assignee: Netlist, Inc.Inventors: Jeffrey C. Solomon, Jayesh R. Bhakta
-
Patent number: 8516187Abstract: Certain embodiments described herein include a memory system which can communicate with a host system such as a disk controller of a computer system. The memory system can include volatile and non-volatile memory and a controller which are configured such that the controller backs up the volatile memory using the non-volatile memory in the event of a trigger condition. In order to power the system in the event of a power failure or reduction, the memory system can include a secondary power source which is not a battery and may include, for example, a capacitor or capacitor array. The memory system can be configured such that the operation of the volatile memory is not adversely affected by the non-volatile memory or the controller when the volatile memory is interacting with the host system.Type: GrantFiled: June 28, 2012Date of Patent: August 20, 2013Assignee: Netlist, Inc.Inventors: Chi-She Chen, Jeffrey C. Solomon, Scott Milton, Jayesh Bhakta
-
Patent number: 8488325Abstract: A memory module is provided having a plurality of integrated circuit packages. The memory module includes a first thermal conduit in thermal communication with a first set of integrated circuit packages on the first side, and substantially thermally isolated from a second set of one or more integrated circuit packages on the first side. The memory module further includes a second thermal conduit in thermal communication with the set of one or more integrated circuit packages.Type: GrantFiled: November 1, 2010Date of Patent: July 16, 2013Assignee: Netlist, Inc.Inventor: Enchao Yu
-
Patent number: 8489837Abstract: According to certain aspects, a memory module is provided having at least one output configured to be operatively coupled to a memory controller of a host computer system. The memory module can be configured to operate in at least two modes comprising an initialization mode during which the memory module executes at least one initialization sequence and an operational mode. The memory module may include a controller circuit configured to cause the memory module to enter the initialization mode. The memory module may also include a notification circuit configured to drive the at least one output while the memory module is in the initialization mode to provide at least one notification signal to the memory controller indicating at least one status of the at least one initialization sequence.Type: GrantFiled: June 14, 2010Date of Patent: July 16, 2013Assignee: Netlist, Inc.Inventor: Hyun Lee
-
Patent number: 8417870Abstract: A load-reducing memory module includes a plurality of memory components such as DRAMs. The memory components are organized into sets or ranks such that they can be accessed simultaneously for the full data bit-width of the memory module. A plurality of load reducing switching circuits is used to drive data bits from a memory controller to the plurality of memory components. The load reducing switching circuits are also used to multiplex the data lines from the memory components and drive the data bits to the memory controller.Type: GrantFiled: July 16, 2009Date of Patent: April 9, 2013Assignee: Netlist, Inc.Inventors: Hyun Lee, Jayesh R. Bhakta
-
Publication number: 20130086309Abstract: A memory module that is couplable to a memory controller hub (MCH) of a host system includes a non-volatile memory subsystem, a data manager coupled to the non-volatile memory subsystem, a volatile memory subsystem coupled to the data manager and operable to exchange data with the non-volatile memory subsystem by way of the data manager, and a controller operable to receive read/write commands from the MCH and to direct transfer of data between any two or more of the MCH, the volatile memory subsystem, and the non-volatile memory subsystem based on the commands.Type: ApplicationFiled: July 26, 2012Publication date: April 4, 2013Applicant: NETLIST, INC.Inventors: Hyun Lee, Chi-She Chen, Jeffrey C. Solomon, Scott Milton, Jayesh Bhakta
-
Patent number: 8359501Abstract: A self-testing memory module includes a printed circuit board configured to be operatively coupled to a memory controller of a computer system and includes a plurality of memory devices on the printed circuit board, each memory device of the plurality of memory devices comprising data, address, and control ports. The memory module also includes a control module configured to generate address and control signals for testing the memory devices. The memory module includes a data module comprising a plurality of data handlers. Each data handler is operable independently from each of the other data handlers of the plurality of data handlers. Each data handler is operatively coupled to a corresponding plurality of the data ports of one or more of the memory devices and is configured to generate data for writing to the corresponding plurality of data ports.Type: GrantFiled: July 14, 2011Date of Patent: January 22, 2013Assignee: Netlist, Inc.Inventors: Hyun Lee, Jayesh R. Bhakta, Soonju Choi
-
Publication number: 20130019076Abstract: Data stored in a volatile memory subsystem is backed up redundantly into first and second channels of a non-volatile memory subsystem. The data is retrieved from the volatile memory subsystem upon detection of a trigger condition indicative of real or imminent power loss or reduction and multiple copies are stored in dedicated non-volatile memory channels. The stored copies may be error checked and corrected, and re-written if necessary. The redundantly backed up data can be subsequently retrieved from the non-volatile memory subsystem, error-corrected, and an error-free copy communicated to the volatile memory subsystem.Type: ApplicationFiled: September 24, 2012Publication date: January 17, 2013Applicant: NETLIST, INC.Inventor: NETLIST, INC.
-
Patent number: 8345427Abstract: A module is electrically connectable to a computer system. The module includes a first surface and a first plurality of circuit packages coupled to the first surface. The module further includes a second surface and a second plurality of circuit packages coupled to the second surface. The second surface faces the first surface. The module further includes at least one thermal conduit positioned between the first surface and the second surface. The at least one thermal conduit is in thermal communication with the first plurality of circuit packages and the second plurality of circuit packages.Type: GrantFiled: November 4, 2010Date of Patent: January 1, 2013Assignee: Netlist, Inc.Inventors: Robert S. Pauley, Jayesh R. Bhakta, William M. Gervasi, Chi She Chen, Jose Delvalle
-
Patent number: 8301833Abstract: Certain embodiments described herein include a memory system which can communicate with a host system such as a disk controller of a computer system. The memory system can include volatile and non-volatile memory and a controller which are configured such that the controller backs up the volatile memory using the non-volatile memory in the event of a trigger condition. In order to power the system in the event of a power failure or reduction, the memory system can include a secondary power source which is not a battery and may include, for example, a capacitor or capacitor array. The memory system can be configured such that the operation of the volatile memory is not adversely affected by the non-volatile memory or the controller when the volatile memory is interacting with the host system.Type: GrantFiled: September 29, 2008Date of Patent: October 30, 2012Assignee: Netlist, Inc.Inventors: Chi-She Chen, Jeffrey C. Solomon, Scott Milton, Jayesh Bhakta