Patents Assigned to Powerchip Technology Corporation
-
Patent number: 8539800Abstract: A system for managing liquid supply suitable for a process equipment with a liquid tank is disclosed. The system includes a host, a data-reading tool, a system controller and a tank-locking device. The host stores a built-in liquid database. The data-reading tool used for reading data related to the liquid tank is electrically connected to the host. The host receives the data related to the liquid tank from the data-reading tool, and the received data mapped with the liquid database. The system controller drives the tank-locking device according to the signal from the host to whether or not allow replacement of the liquid tank.Type: GrantFiled: January 9, 2012Date of Patent: September 24, 2013Assignee: Powerchip Technology CorporationInventors: Yen-Liang Chen, Yuh-Shyang Su, Sou-Yung Hsieh
-
Patent number: 8536008Abstract: A vertical channel transistor array has an active region formed by a plurality of semiconductor pillars. A plurality of embedded bit lines are arranged in parallel in a semiconductor substrate and extended along a column direction. A plurality of bit line contacts are respectively disposed on a side of one of the embedded bit lines. A plurality of embedded word lines are arranged in parallel above the embedded bit lines and extended along a row direction. Besides, the embedded word lines connect the semiconductor pillars in the same row with a gate dielectric layer sandwiched between the embedded word lines and the semiconductor pillars. The current leakage isolation structure is disposed at terminals of the embedded bit lines to prevent current leakage between the adjacent bit line contacts.Type: GrantFiled: January 21, 2013Date of Patent: September 17, 2013Assignee: Powerchip Technology CorporationInventors: Heiji Kobayashi, Yukihiro Nagai
-
Publication number: 20130217218Abstract: A fabricating method of a non-volatile memory is provided. A tunneling dielectric layer and a first conductive layer are sequentially formed on a substrate. Isolation structures are formed in the first conductive layer, the tunneling dielectric layer and the substrate. The first conductive layer is patterned to form protruding portions. A portion of the isolation structures is removed, so that a top surface of each isolation structure is disposed between a top surface of the first conductive layer and a surface of the substrate. An inter-gate dielectric layer is formed on the substrate. A second conductive layer is formed on the inter-gate dielectric layer. The second conductive layer is patterned to form control gates, and the first conductive layer is patterned to form floating gates. The protruding portion of each floating gate is fully covered and surrounded by the control gate in any direction.Type: ApplicationFiled: March 18, 2013Publication date: August 22, 2013Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventor: POWERCHIP TECHNOLOGY CORPORATION
-
Publication number: 20130203228Abstract: A method of fabricating a non-volatile memory is provided. A tunneling dielectric layer and a first patterned conductive layer are sequentially formed on a substrate. A patterned inter-gate dielectric layer and a second patterned conductive layer are stacked on a first surface of the first patterned conductive layer, and a second surface of the first patterned conductive layer is exposed. The second surface is adjacent to the first surface. The substrate is covered by a passivation layer, and a first sidewall of the first patterned conductive layer is exposed. A recess is formed on the first sidewall of the first patterned conductive layer, such that the first sidewall has a sharp corner. A portion of the passivation layer on the second surface is removed, such that the sharp corner of the first patterned conductive layer is exposed.Type: ApplicationFiled: March 15, 2013Publication date: August 8, 2013Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventor: POWERCHIP TECHNOLOGY CORPORATION
-
Publication number: 20130200328Abstract: A phase change memory device is provided, including: a substrate; a first dielectric layer disposed over the substrate; a first electrode disposed in the first dielectric layer; a second dielectric layer formed over the first dielectric layer, covering the first electrode; a heating electrode disposed in the second dielectric layer, contacting the first electrode; a phase change material layer disposed over the second dielectric layer, contacting the heating electrode; and a second electrode disposed over the phase change material layer, wherein the heating electrode includes a first portion contacting the first electrode and a second portion contacting the phase change material layer, and the second portion of the heating electrode includes metal silicides, and the first portion of the heating electrode includes no metal silicides, and includes refractory metal materials or noble metal materials.Type: ApplicationFiled: March 14, 2013Publication date: August 8, 2013Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventor: POWERCHIP TECHNOLOGY CORPORATION
-
Patent number: 8502297Abstract: A non-volatile memory having a tunneling dielectric layer, a floating gate, a control gate, an inter-gate dielectric layer and a first doping region and a second doping region is provided. The tunneling dielectric layer is disposed on a substrate. The floating gate is disposed on the tunneling dielectric layer, and has a protruding portion. The control gate is disposed over the floating gate to cover and surround the protruding portion. The protruding portion of the floating gate is fully covered and surrounded by the control gate in any direction, including extending directions of bit lines, word lines and an included angle formed between the word line and the bit line. The inter-gate dielectric layer is disposed between the floating gate and the control gate. The first doping region and the second doping region are respectively disposed in the substrate at two sides of the control gate.Type: GrantFiled: February 22, 2011Date of Patent: August 6, 2013Assignee: Powerchip Technology CorporationInventors: Ya-Jui Lee, Ying-Chia Lin
-
Patent number: 8470671Abstract: A novel method for manufacturing a 3-D vertical memory comprising the steps of dividing a multilayer structure composed of insulating intermediate layers and sacrificial intermediate layers into a first multilayer structure and a second multilayer structure, replacing the sacrificial intermediate layers in the multilayer structures with metal intermediate layers, and manufacturing the channel structure in two multilayer structures.Type: GrantFiled: October 24, 2012Date of Patent: June 25, 2013Assignee: Powerchip Technology CorporationInventors: Chao-Wei Lin, Hui-Huang Chen, Chih-Yuan Chen
-
Publication number: 20130137270Abstract: A method for forming contact holes includes following steps. A substrate including a dense region and an isolation region is provided. A material layer is formed on the substrate. Sacrificed patterns are formed on the material layer in the dense region, wherein there is a first opening between the two adjacent sacrificed patterns. A spacer is formed on each of two sides of each of the sacrificed patterns, wherein the spacers are separated from each other. The sacrificed patterns are removed to form a second opening between two adjacent spacers. A planar layer is formed to fill up the second openings. A first slit is formed in the planar layer, wherein the first slit exposes a portion of the material layer under the second openings. The portion of the material layer exposed by the first slit is removed to form third openings in the material layer.Type: ApplicationFiled: February 1, 2012Publication date: May 30, 2013Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventors: Meng-Feng Tsai, Yi-Shiang Chang, Chia-Chi Lin, I-Hsin Chen, Chia-Ming Wu
-
Publication number: 20130130471Abstract: A vertical channel transistor array has an active region formed by a plurality of semiconductor pillars. A plurality of embedded bit lines are arranged in parallel in a semiconductor substrate and extended along a column direction. A plurality of bit line contacts are respectively disposed on a side of one of the embedded bit lines. A plurality of embedded word lines are arranged in parallel above the embedded bit lines and extended along a row direction. Besides, the embedded word lines connect the semiconductor pillars in the same row with a gate dielectric layer sandwiched between the embedded word lines and the semiconductor pillars. The current leakage isolation structure is disposed at terminals of the embedded bit lines to prevent current leakage between the adjacent bit line contacts.Type: ApplicationFiled: January 21, 2013Publication date: May 23, 2013Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventor: POWERCHIP TECHNOLOGY CORPORATION
-
Patent number: 8441053Abstract: A vertical capacitor-less DRAM cell is described, including: a source layer having a first conductivity type, a storage layer disposed on the source layer and having a second conductivity type, an active layer disposed on the storage layer and having the first conductivity type, a drain layer disposed on the active layer and having the second conductivity type, an address gate disposed beside the active layer and separated from the same by a first gate dielectric layer, and a storage gate disposed beside the storage layer and separated from the same by a second gate dielectric layer. The DRAM cell can be written by turning on the MOSFET formed by the storage layer, the active layer, the drain layer, the first gate dielectric layer and the address gate to inject carriers into the storage layer from the active layer.Type: GrantFiled: October 15, 2010Date of Patent: May 14, 2013Assignee: Powerchip Technology CorporationInventors: Hui-Huang Chen, Chih-Yuan Chen, Chun-Cheng Chen, Ching-Ching Tsai, Ting-Jyun He, Tai-Liang Hsiung
-
Patent number: 8421141Abstract: A non-volatile memory device includes a substrate, a gate stack, a selecting gate, an erasing gate, a source region, and a drain region. The gate stack on the substrate includes from bottom to top a tunneling dielectric layer, a floating gate, an inter-gate dielectric layer, a control gate, and a spacer that is located between sidewalls of the control gate and the inter-gate dielectric layer. A side of the floating gate adjacent to the erasing gate has a warp-around profile and a sharp corner protruding from a vertical surface of the spacer. The selecting and erasing gates are respectively located at first and second sides of the substrate of the gate stack. The source region is located in the substrate under the erasing gate. The drain region is located in the substrate at a side of the selecting gate.Type: GrantFiled: July 4, 2011Date of Patent: April 16, 2013Assignee: Powerchip Technology CorporationInventors: Cheng-Yuan Hsu, Chun-Hsiao Li
-
Patent number: 8390062Abstract: A vertical channel transistor array has an active region formed by a plurality of semiconductor pillars. A plurality of embedded bit lines are arranged in parallel in a semiconductor substrate and extended along a column direction. A plurality of bit line contacts are respectively disposed on a side of one of the embedded bit lines. A plurality of embedded word lines are arranged in parallel above the embedded bit lines and extended along a row direction. Besides, the embedded word lines connect the semiconductor pillars in the same row with a gate dielectric layer sandwiched between the embedded word lines and the semiconductor pillars. The current leakage isolation structure is disposed at terminals of the embedded bit lines to prevent current leakage between the adjacent bit line contacts.Type: GrantFiled: July 20, 2010Date of Patent: March 5, 2013Assignee: Powerchip Technology CorporationInventors: Heiji Kobayashi, Yukihiro Nagai
-
Patent number: 8334164Abstract: An image sensor has a substrate, a dielectric layer positioned on the substrate, a pixel array including a plurality of pixels defined on the substrate, a shield electrode positioned between any two adjacent pixel electrodes of the pixels, a photo conductive layer positioned on the shield electrode and the pixel electrodes, and a transparent conductive layer covering the photo conductive layer.Type: GrantFiled: January 21, 2010Date of Patent: December 18, 2012Assignee: Powerchip Technology CorporationInventor: Takashi Miida
-
Patent number: 8324682Abstract: A dynamic random access memory cell having vertical channel transistor includes a semiconductor pillar, a drain layer, an assisted gate, a control gate, a source layer, and a capacitor. The vertical channel transistor has an active region formed by the semiconductor pillar. The drain layer is formed at the bottom of the semiconductor pillar. The assisted gate is formed beside the drain layer, and separated from the drain layer by a first gate dielectric layer. The control gate is formed beside the semiconductor pillar, and separated from the active region by a second gate dielectric layer. The source layer is formed at the top of the semiconductor pillar. The capacitor is formed to electrical connect to the source layer.Type: GrantFiled: February 17, 2011Date of Patent: December 4, 2012Assignee: Powerchip Technology CorporationInventors: Hui-Huang Chen, Chih-Yuan Chen, Sheng-Fu Yang, Chun-Cheng Chen
-
Patent number: 8311669Abstract: A system for managing liquid supply suitable for a process equipment with a liquid tank is disclosed. The system includes a host, a data-reading tool, a system controller and a tank-locking device. The host stores a built-in liquid database. The data-reading tool used for reading data related to the liquid tank is electrically connected to the host. The host receives the data related to the liquid tank from the data-reading tool, and the received data mapped with the liquid database. The system controller drives the tank-locking device according to the signal from the host to whether or not allow replacement of the liquid tank.Type: GrantFiled: January 9, 2012Date of Patent: November 13, 2012Assignee: Powerchip Technology CorporationInventors: Yen-Liang Chen, Yuh-Shyang Su, Sou-Yung Hsieh
-
Publication number: 20120261736Abstract: A non-volatile memory device includes a substrate, a gate stack, a selecting gate, an erasing gate, a source region, and a drain region. The gate stack on the substrate includes from bottom to top a tunneling dielectric layer, a floating gate, an inter-gate dielectric layer, a control gate, and a spacer that is located between sidewalls of the control gate and the inter-gate dielectric layer. A side of the floating gate adjacent to the erasing gate has a warp-around profile and a sharp corner protruding from a vertical surface of the spacer. The selecting and erasing gates are respectively located at first and second sides of the substrate of the gate stack. The source region is located in the substrate under the erasing gate. The drain region is located in the substrate at a side of the selecting gate.Type: ApplicationFiled: July 4, 2011Publication date: October 18, 2012Applicant: Powerchip Technology CorporationInventors: Cheng-Yuan Hsu, Chun-Hsiao Li
-
Patent number: 8279673Abstract: A non-volatile semiconductor memory device is provided so that chip size may not increase and occurrence of misreading induced by capacitance of adjacent global bit lines GBL may be prevented, and includes: a non-volatile memory cell array for recording data by setting a threshold voltage for each memory cell transistor serially connected between selection transistors on terminals of a selected bit line; and a control circuit 11 for reading a bit line and data from the memory cell transistor through a global bit line commonly connected to the bit lines. A ground transistor 23 for connecting the global bit line with a predetermined power line is disposed at a position of the global bit line. The ground transistor 23 activated by the control circuit 11 is adjacent to the global bit line where the data is readout and connected to the global bit line where the data is not readout.Type: GrantFiled: December 17, 2009Date of Patent: October 2, 2012Assignee: Powerchip Technology CorporationInventor: Takaaki Furuyama
-
Patent number: 8278952Abstract: A voltage adjusting circuit is provided. The voltage adjusting circuit for adjusting the output voltages supplied by voltage sources includes a test control device, a multiplexer, a comparator, and a built in self test (BIST) device. The test control device selects one of the voltage sources as a testing voltage source, and outputs a selecting command for selecting the testing voltage source and a target voltage corresponding to the testing voltage source. The multiplexer is coupled to the voltage sources, receives an enablement signal, and outputs a voltage supplied by the testing voltage source as a testing voltage according to the enablement signal. The comparator compares the voltage levels of the testing voltage and the target voltage, and outputs a comparison result.Type: GrantFiled: December 15, 2008Date of Patent: October 2, 2012Assignee: Powerchip Technology CorporationInventors: Te-Chang Tseng, Chun-Yi Tu, Yamasaki Kyoji
-
Publication number: 20120244785Abstract: A polishing method and a polishing system are provided. By means of adjusting a rotational center of a polishing article corresponding to positions of a polishing pad or polishing pads, a polishing rate of the polishing article surface has a better uniformity, resulted from compensation of polishing rates at the rotational center of the polishing article.Type: ApplicationFiled: August 5, 2011Publication date: September 27, 2012Applicants: POWERCHIP TECHNOLOGY CORPORATION, IV TECHNOLOGIES CO., LTD.Inventors: Yu-Piao Wang, Jen-Feng Cheng, Te-Yang Chen, Ya-Ling Chen
-
Patent number: 8242034Abstract: Phase change memory devices and methods for manufacturing the same are provided. An exemplary embodiment of a phase change memory device includes a bottom electrode formed over a substrate. A first dielectric layer is formed over the bottom electrode. A heating electrode is formed in the first dielectric layer and partially protrudes over the first dielectric layer, wherein the heating electrode includes an intrinsic portion embedded within the first dielectric layer, a reduced portion stacked over the intrinsic portion, and an oxide spacer surrounding a sidewall of the reduced portion. A phase change material layer is formed over the first dielectric layer and covers the heating electrode, the phase change material layer contacts a top surface of the reduced portion of the heating electrode. A top electrode is formed over the phase change material layer and contacts the phase change material layer.Type: GrantFiled: November 5, 2010Date of Patent: August 14, 2012Assignee: Powerchip Technology CorporationInventors: Yung-Fa Lin, Te-Chun Wang