Abstract: An apparatus for switching between powering a load from a battery and powering the load from another power source includes a battery manager and a switched-capacitor network, wherein the switched-capacitor network comprises a plurality of capacitors, first and second switch sets, and a controller, wherein the controller causes the switched-capacitor network to transition between a first state and a second state.

Abstract: A method and apparatus is disclosed for maintaining a stable power supply to a circuit when activating/deactivating a switch in order to accelerate the switching time of the switch. The gate of a FET is coupled to a switch driver. The switch driver is powered by a positive power supply and a negative power supply. When the switch is to be activated/deactivated, the gate is first coupled to a reference potential (i.e., ground) for a “reset period” to reduce any positive/negative charge that has been accumulated in the FET. At the end of the reset period, the gate is then released from the reference potential and the switch driver drives the gate to the desired voltage level to either activate or deactivate the switch.

Abstract: A method and apparatus is disclosed for maintaining a stable power supply to a circuit when activating/deactivating a switch in order to accelerate the switching time of the switch. The gate of a FET is coupled to a switch driver. The switch driver is powered by a positive power supply and a negative power supply. When the switch is to be activated/deactivated, the gate is first coupled to a reference potential (i.e., ground) for a “reset period” to reduce any positive/negative charge that has been accumulated in the FET. At the end of the reset period, the gate is then released from the reference potential and the switch driver drives the gate to the desired voltage level to either activate or deactivate the switch.

Abstract: An apparatus for electric power conversion includes a converter having a regulating circuit and switching network. The regulating circuit has magnetic storage elements, and switches connected to the magnetic storage elements and controllable to switch between switching configurations. The regulating circuit maintains an average DC current through a magnetic storage element. The switching network includes charge storage elements connected to switches that are controllable to switch between plural switch configurations. In one configuration, the switches forms an arrangement of charge storage elements in which at least one charge storage element is charged using the magnetic storage element through the network input or output port. In another, the switches form an arrangement of charge storage elements in which an element discharges using the magnetic storage element through one of the input port and output port of the switching network.

Abstract: Radio-frequency front end circuitry systems and methods for carrier aggregation include multiple RF signal paths, switching circuitry, and timing control circuitry. The switching circuitry is configured to selectively couple the RF signal paths to an antenna port and includes, for each RF signal path, a thru switch connecting a corresponding RF signal path to the antenna port when activated, and a shunt switch connected between its corresponding signal path and RF ground. The timing control circuitry for each TDD path may include a thru control signal path connecting a control signal to the thru switch and a shunt control signal path with at least one delay element to delay the shunt control signal. The timing control circuitry may include delay elements, a resistor-capacitor circuit and a Schmitt trigger. The timing control circuitry may include a non-overlap circuit for each TDD path to mitigate overlap in switching operations.

Abstract: Beamforming transceiver system architectures and methods that enable linearizing beamforming transmissions. In a first embodiment, a transmit-side signal of a first polarity is sampled and provided through a feedback path utilizing sections of the second polarity receive-side circuitry to a single node for subsequent analysis. Analysis circuitry may set parameter values within a digital pre-distortion circuit and/or control signals for directing the control of various weights and parameter values, including voltages for the power rails of a beamforming transceiver IC, adjustments to individual power amplifier drain current and/or cascode gate bias voltage, adjustment of beam weights, adjustment of various other controls within the IC.

Abstract: Methods and apparatuses for an optimal timer array using a single reference counter are presented. According to one aspect, timers of the timer array use the single reference counter to process different timed trigger requests. A count translation logic block translates counts corresponding to the requested timed triggers to target values of the reference counter. Register arrays that include the target values and active/inactive status flags of the timers are used to implement specific timers. Comparators are used to compare values of the reference counter to the target values to establish expiration of the requested timed triggers. A target translation logic block translates a current value of the reference counter to an offset value from the target values for monitoring by an external circuit.

Abstract: Methods and devices to address the undesired DC voltage distribution across switch stacks in OFF state are disclosed. The disclosed devices include charge control elements that sample the RF signal to generate superimposed voltages at specific points of the switch stack biasing circuit. The provided voltages help reducing the drooping voltages on drain/source/body terminals of the transistors within the stack by supplying the current drawn by drain/source terminals of the stacked transistors and/or by sinking the body leakage current exiting the body terminals of such transistors. Methods and techniques teaching how to provide proper tapping points in the biasing circuit to sample the RF signal are also disclosed.

Abstract: An RF signal switch circuit that allows connection of any of N radio frequency (RF) input terminals to a switch output port, either in a low loss mode, in a bypass mode, or, optionally, in a signal function mode. Embodiments of the invention allow for both a single switch in the series input path to a target circuit while still having the ability to isolate the bypass path from the target circuit. In the low loss and bypass mode, the circuit simultaneously exhibits low input insertion loss (and thus a low noise factor) and high bypass mode isolation.

Abstract: A multi-gain LNA with inductive source degeneration is presented. The inductive source degeneration is provided via a tunable degeneration network that includes an inductor in parallel with one or more switchable shunting networks. Each shunting network includes a shunting capacitor that can selectively be coupled in parallel to the inductor. A capacitance of the shunting capacitor is calculated so that a combined impedance of the inductor and the shunting capacitor at a narrowband frequency of operation is effectively an inductance. The inductance is calculated according to a desired gain of the LNA. According to one aspect, the switchable shunting network includes a resistor in series connection with the shunting capacitor to provide broadband frequency response stability of the tunable degeneration network. According to another aspect, the LNA includes a plurality of selectable branches to further control gain of the LNA.

Abstract: Systems and methods for detecting and mitigating triple beat interference include implementing an intra-band carrier aggregation communications protocol across a plurality of frequency bands, identifying an intra-band carrier aggregation channel allocation for a client device, detecting triple beat interference in the plurality of frequency bands by the intra-band carrier aggregation channel allocation, and mitigating the detected triple beat interference through reallocation of the intra-band carrier aggregation channels to the client device. Mitigating may include adjusting one or more allocation parameters to derive an updated intra-band carrier aggregation channel allocation, detecting triple beat interference by the updated intra-band and carrier aggregation channel allocation, and repeating the adjusting step if triple beat interference is detected.

Abstract: Systems, circuits, and methods are presented for providing RF switching circuits with improved performance, such as increased isolation among signal paths. According to some aspects, an RF switching circuit is disclosed. In some embodiments, the RF switching circuit includes a first switchable signal path; a second switchable signal path; and a shunt circuit connected between the first switchable signal path and the second switchable signal path, wherein the shunt circuit comprises a shunt switch; and an inductor connected in series with the shunt switch.

Abstract: Methods and devices for speeding up the onset of a target current through an output leg of a current mirror are presented. Upon activation of the current mirror, a pre-charge current is sourced to a node of the current mirror that is common to the output leg and an input leg of the current mirror. Sourcing of the pre-charge current is based on sensing, by a first transistor, of a voltage at the common node. Pre-charging of the common node continues up to a cutoff voltage sensed at the common node. Sourcing of the pre-charge current is provided by a second transistor coupled to the common node. Based on the voltage sensed at the common node, the first transistor controls the sourcing of the pre-charge current by the second transistor. Such control is based on a portion of a current from a current source that flows through the first transistor.

Abstract: Integrated circuits (ICs) that avoid or mitigate creation of changes in accumulated charge in a silicon-on-insulator (SOI) substrate, particularly an SOI substrate having a trap rich layer. In one embodiment, a FET is configured such that, in a standby mode, the FET is turned OFF while maintaining essentially the same VDS as during an active mode. In another embodiment, a FET is configured such that, in a standby mode, current flow through the FET is interrupted while maintaining essentially the same VGS as during the active mode. In another embodiment, a FET is configured such that, in a standby mode, the FET is switched into a very low current state (a “trickle current” state) that keeps both VGS and VDS close to their respective active mode operational voltages. Optionally, S-contacts may be formed in an IC substrate to create protected areas that encompass FETs that are sensitive to accumulated charge effects.

Abstract: A scalable periphery tunable matching power amplifier is presented. Varying power levels can be accommodated by selectively activating or deactivating unit cells of which the scalable periphery tunable matching power amplifier is comprised. Tunable matching allows individual unit cells to see a constant output impedance, reducing need for transforming a low impedance up to a system impedance and attendant power loss. The scalable periphery tunable matching power amplifier can also be tuned for different operating conditions such as different frequencies of operation or different modes.

Abstract: Electronic oscillator designs and methods that do not require an accurate voltage and current reference to be provided, and which output an accurate frequency waveform over a range of voltage supply and temperature variations. Embodiments of the present invention are particularly well-suited for IC designs with very limited layout area and a tight oscillator frequency spread requirement. An embodiment uses a current subtraction technique that provides an essentially constant through a bias generation circuit when the voltage of the voltage source exceeds a selected value. An embodiment includes a temperature-compensation circuit, coupled to the bias generation circuit, that includes at least one NFET and at least one negative temperature coefficient resistor and is configured to pass a temperature-compensated current through the at least one NFET.

Abstract: A compact RF switch with improved isolation is presented. According to one aspect, the RF switch includes a basic single-pole single-throw (SPST) switch element that includes an inductor in parallel with a series FET transistor. An inductance of the inductor is selected to provide in combination with an off capacitance of the series FET transistor a resonance at a specific frequency of interest. The frequency of interest can be in-band or out-of-band, including the band's fundamental frequency or a harmonic thereof. According to another aspect, the inductor is conditionally coupled to the series FET transistor via a reduced size FET transistor. Complex RF switches can include a plurality of the SPST switch elements, each tuned to a same or different frequency of interest. According to yet another aspect, SPST switch elements in their OFF states can provide matching to an SPST element in the ON state.

Abstract: Various methods and circuital arrangements for biasing one or more gates of stacked transistors of an amplifier are presented, where the amplifier can have a varying supply voltage. According to one aspect, the gate of the input transistor of the amplifier is biased with a fixed voltage whereas the gates of the other transistors of the amplifier are biased with variable voltages that are linear functions of the varying supply voltage. According to another aspect, the linear functions are such that the variable voltages coincide with the fixed voltage at a value of the varying supply voltage for which the input transistor is at the edge of triode. According to another aspect, biasing of the stacked transistors is such that, while the supply voltage varies, the drain-to-source voltage of the input transistor is maintained to a fixed value whereas the drain-to-source voltages of all other transistors are equal to one another.

Abstract: Operation of a charge pump is controlled to optimize power conversion efficiency by using an adiabatic mode with some operating characteristics and a non-adiabatic mode with other characteristics. The control is implemented by controlling a configurable circuit at the output of the charge pump.

Abstract: An apparatus comprises a charge pump packaged with a load that receives charge provided by the charge pump, the charge pump comprising a plurality of switches that, when connected to a plurality of capacitors, cause the plurality of capacitors to assume a selected configuration, wherein the switches are configured to cause transitions between configurations of the capacitors.