Patents Assigned to Semiconductor Components Industries
-
Patent number: 11948880Abstract: Implementations of a silicon-on-insulator (SOI) die may include a silicon layer including a first side and a second side, and an insulative layer coupled directly to the second side of the silicon layer. The insulative layer may not be coupled to any other silicon layer.Type: GrantFiled: October 4, 2022Date of Patent: April 2, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Mark Griswold, Michael J. Seddon
-
Patent number: 11946972Abstract: Devices, systems and methods for monitoring interconnect lines may include operations for transmitting, by a transmit block to a receive block, a first signal over a first interconnect line; executing, by the transmit block, a first transmit logic operation on the first signal with respect to a second signal, on at least one second interconnect line to generate a transmit signal; receiving, by the transmit block, a receive signal resulting from a receive logic operation executed by the receive block on a received first signal on the first interconnect line with respect to a received second signal received on at least one second interconnect line; executing, by the transmit block, a second transmit logic operation on the transmit signal with respect to the receive signal; and generating, by the transmit block and based on the executing of the second transmit logic operation, a result signal.Type: GrantFiled: March 1, 2021Date of Patent: April 2, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Dieter Jozef Joos, Yves Renard
-
Patent number: 11949406Abstract: A driver can be configured to provide sensed phase currents as feedback to a controller to indicate the output currents from each phase of a switch mode power supply (SMPS). The driver can be configured to temperature compensate the sensed currents in one of two ways. If a temperature sensor is directly coupled to the driver, then the driver may be configured to temperature compensate the sensed currents from each phase based on a temperature measurement made by the temperature sensor. If a temperature sensor is not directly coupled to the driver, then the driver may be configured to temperature compensate the sensed current from each phase based on a temperature signal received from a bus coupled to the driver. The bus can communicate the temperature signal so that multiple drivers can utilize one temperature sensor.Type: GrantFiled: February 16, 2022Date of Patent: April 2, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Paul J. Harriman, Thomas Patrick Duffy, James George Hill, Michael Scott Lay, Margaret Spillane
-
Patent number: 11948870Abstract: Implementations of semiconductor packages may include a first substrate having two or more die coupled to a first side, a clip coupled to each of the two or more die on the first substrate and a second substrate having two or more die coupled to a first side of the second substrate. A clip may be coupled to each of the two or more die on the second substrate. The package may include a lead frame between the first substrate and the second substrate and a molding compound. A second side of each of the first substrate and the second substrate may be exposed through the molding compound. A perimeter of the first substrate and a perimeter of the second substrate may not fully overlap when coupled through the lead frame.Type: GrantFiled: September 6, 2022Date of Patent: April 2, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Chee Hiong Chew, Atapol Prajuckamol, Stephen St. Germain, Yusheng Lin
-
Publication number: 20240105753Abstract: An imaging device may include single-photon avalanche diodes (SPADs). The single-photon avalanche diodes may be arranged in a one-dimensional or two-dimensional array in a SPAD-based semiconductor device. The SPAD-based semiconductor device may also include a transparent cover glass that is formed over the array of SPADs. Each line of SPADs within the SPAD-based semiconductor device may be covered by a respective light spreading lens. The light spreading lens may be formed as a groove in an upper surface of the transparent cover glass. The light spreading lens may have a uniform cross-section along its length. The light spreading lens may be formed as a convex lens on an upper or lower surface of the transparent cover glass.Type: ApplicationFiled: December 4, 2023Publication date: March 28, 2024Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Brian Patrick McGARVEY
-
Publication number: 20240105748Abstract: A semiconductor package may include a line array of single-photon avalanche diodes (SPADs). The line array of single-photon avalanche diodes may be split between multiple silicon dice. Each silicon die may be overlapped by at least one lens to focus light away from gaps between the dice and towards the single-photon avalanche diodes. There may be one single-photon avalanche diode for each silicon die or multiple single-photon avalanche diodes for each silicon die. When there are multiple single-photon avalanche diodes for each silicon die, lenses may be formed over only the edge single-photon avalanche diodes.Type: ApplicationFiled: December 1, 2023Publication date: March 28, 2024Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Brian Patrick McGARVEY
-
Patent number: 11943477Abstract: Various embodiments of the present technology may comprise methods and apparatus for successive intra block prediction. Methods and apparatus for successive intra block prediction may comprise a matching decoder to generate data that replicates the internal state and/or the decompressed data at the decoder. The apparatus may further comprise a prediction module that utilizes the replicated data to make predictions. The apparatus may then utilize the predicted data and the original, input source data to determine a difference value and encode the difference value.Type: GrantFiled: October 9, 2020Date of Patent: March 26, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Marko Mlinar
-
Patent number: 11942327Abstract: A method of singulating a silicon carbide (SiC) semiconductor wafer can include defining a cut within the silicon carbide (SiC) semiconductor wafer by performing a partial dicing operation where the SiC semiconductor wafer is aligned along a plane and the cut has a depth less than a first thickness of the SiC semiconductor wafer. The cut is aligned along a vertical direction orthogonal to the plane such that a portion of the SiC semiconductor wafer has a second thickness that extends between a bottom of the cut and an outer surface of the SiC semiconductor wafer. The method can further include defining a cleave, by performing a cleaving operation, through the portion of the SiC semiconductor wafer having the second thickness. The cleave can be aligned with the cut and extending to the outer surface of the SiC semiconductor wafer.Type: GrantFiled: April 15, 2022Date of Patent: March 26, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Aira Lourdes Villamor
-
Patent number: 11943553Abstract: An image sensor may include an array of image sensor pixels. Pixel control circuitry may provide control signals to the array of image sensor pixels. The pixel control circuitry may include a plurality of driver units that each generate a control signal for a different set of image sensor pixels. The control signal generated by each of the driver units may be delayed relative to each other. A voltage-controlled delay line may provide delayed outputs to each of the driver units. Delay lock circuitry coupled to the voltage-controlled delay line may fix the delay exhibited across the delay line using corresponding global and local bias voltages provided to each of the inverters in the delay line.Type: GrantFiled: December 7, 2022Date of Patent: March 26, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Gal Fadida
-
Patent number: 11942369Abstract: Implementations of a method of forming a semiconductor package may include forming a plurality of notches into a first side of a wafer, the first side of the wafer including a plurality of electrical contacts. The method may also include coating the first side of the wafer and an interior of the plurality of notches with a molding compound, grinding a second side of the wafer to thin the wafer to a desired thickness, forming a back metal on a second side of the wafer, exposing the plurality of electrical contacts through grinding a first side of the molding compound, and singulating the wafer at the plurality of notches to form a plurality of semiconductor packages.Type: GrantFiled: July 30, 2020Date of Patent: March 26, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Shutesh Krishnan, Sw Wei Wang, Ch Chew, How Kiat Liew, Fui Fui Tan
-
Patent number: 11942498Abstract: An imaging device may include a plurality of single-photon avalanche diode (SPAD) pixels. The SPAD pixels may be overlapped by square toroidal microlenses to direct light incident on the pixels onto photosensitive regions of the pixels. The square toroidal microlenses may be formed as first and second sets of microlenses aligned with every other SPAD pixel and may allow the square toroidal microlenses to be formed without gaps between adjacent lenses. Additionally or alternatively, a central portion of each square toroidal microlenses may be filled by a fill-in microlens. Together, the square toroidal microlenses and the fill-in microlenses may form convex microlenses over each SPAD pixel. The fill-in microlenses may be formed from material having a higher index of refraction than material that forms the square toroidal microlenses.Type: GrantFiled: February 22, 2022Date of Patent: March 26, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Marc Allen Sulfridge, Byounghee Lee, Ulrich Boettiger
-
Patent number: 11940864Abstract: A multiphase power supply including a controller and phases can respond to a drop in load level by reducing all but one active phase to reduce power consumption. If the load level drops further, further reduction of the power consumption could be achieved by reducing, changing, or disabling the functions of some circuits within the active phase during these conditions. Estimating these conditions, however, may be difficult for a controller when the communication between the controller and the phase is limited. The disclosure describes an active phase that estimates a state of the load based on a sensed output current and a pulse width modulation control signal. The active phase may change its operating mode to match the estimated state of the load so that lighter load conditions consume less power. Furthermore, the idle phase(s) may nearly turn off all function except PWM detection to save power. Because this mode change is local to the phase, no additional communication with the controller is required.Type: GrantFiled: August 20, 2021Date of Patent: March 26, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Han Zou
-
Patent number: 11942326Abstract: A process to form a HEMT can have a gate electrode layer that initially has a plurality of spaced-apart doped regions. In an embodiment, any of the spaced-apart doped regions can be formed by depositing or implanting p-type dopant atoms. After patterning, the gate electrode can include an n-type doped region over the p-type doped region. In another embodiment a barrier layer can underlie the gate electrode and include a lower film with a higher Al content and thinner than an upper film. In a further embodiment, a silicon nitride layer can be formed over the gate electrode layer and can help to provide Si atoms for the n-type doped region and increase a Mg:H ratio within the gate electrode. The HEMT can have good turn-on characteristics, low gate leakage when in the on-state, and better time-dependent breakdown as compared to a conventional HEMT.Type: GrantFiled: December 16, 2020Date of Patent: March 26, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Petr Kostelnik, Tomas Novak, Peter Coppens, Peter Moens, Abhishek Banerjee
-
Patent number: 11942366Abstract: Implementations of die singulation systems and related methods may include forming a plurality of die on a first side of a substrate, forming a seed layer on a second side of a substrate opposite the first side of the substrate, using a shadow mask, applying a mask layer over the seed layer, forming a backside metal layer over the seed layer, removing the mask layer, and singulating the plurality of die included in the substrate through removing substrate material in the die street and through removing seed layer material in the die street.Type: GrantFiled: October 3, 2022Date of Patent: March 26, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Michael J. Seddon
-
Patent number: 11943542Abstract: An imaging device may include single-photon avalanche diodes (SPADs). To improve the sensitivity and signal-to-noise ratio of the SPADs, photon detection efficiency (PDE) may be increased. However increased photon detection efficiency may result in a decreased saturation rate and lower than desired dynamic range. To increase the dynamic range, a SPAD-based semiconductor device may operate with multiple sub-exposures. During the first sub-exposure, an over-bias voltage may be set to a first voltage level so that the SPADs have a first photon detection efficiency. During the second sub-exposure, the over-bias voltage may be set to a second voltage level so that the SPADs have a second photon detection efficiency that is different than the first photon detection efficiency. Image data from the first and second sub-exposures may then be combined into a single high dynamic range depth map.Type: GrantFiled: September 23, 2021Date of Patent: March 26, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Salvatore Gnecchi
-
Publication number: 20240094385Abstract: An illustrative controller includes: a transmitter to drive the acoustic transducer to generate a series of acoustic bursts; a receiver coupled to the acoustic transducer to sense a response for each acoustic burst in the series; and a processing circuit to derive output data from said responses in part by determining a difference between one of the responses and at least a portion of another one of the responses. Another illustrative controller includes: a transmitter to drive the acoustic transducer to generate a series of acoustic bursts with signature sequence of frequency displacements; a receiver coupled to the acoustic transducer to sense a response for each acoustic burst in the series; and a processing circuit to derive output data from said responses in part by suppressing any peaks not conforming to the signature sequence.Type: ApplicationFiled: November 29, 2023Publication date: March 21, 2024Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Marek HUSTAVA, Pavel KOSTELNIK
-
Publication number: 20240097631Abstract: The operational amplifier disclosed includes an input stage configured to receive power from a floating supply in a low voltage range that can float according to the common mode voltage at the input. The floating supply facilitates the use of low voltage components that can improve the precision of the operational amplifier by lowering the offset voltage. The input stage includes a first gain stage including field effect transistors and a second gain stage using bipolar transistors. The gain stages can be implemented differently to accommodate different applications and fabrication capabilities.Type: ApplicationFiled: March 14, 2022Publication date: March 21, 2024Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Catalin Ionut PETROIANU
-
Publication number: 20240097429Abstract: Illustrative GFCI devices and methods maintain safety while reducing the risk of unnecessary interruptions. One illustrative GFCI circuit includes: a first operational amplifier configured to couple to a first current transformer that senses a net current through multiple power conductors, the first operational amplifier configured to convert a signal current from a signal terminal of the first current transformer to a signal voltage, the signal voltage having an inverse dependence on frequency; an analog to digital converter configured to provide samples of the signal voltage; and a controller configured to interrupt at least one of the multiple power conductors when an magnitude measurement derived from the samples exceeds a frequency-independent and/or phase-independent threshold a predetermined number of times or for a predetermined time period.Type: ApplicationFiled: August 15, 2023Publication date: March 21, 2024Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Rishi Pratap SINGH, Colton JENSEN, Yixin SONG, Seunghan BACK
-
Publication number: 20240097555Abstract: A driver is suitable for use with a gallium nitride (GaN) power stage, and includes a voltage regulator and a high side driver. The voltage regulator provides a boot voltage between first and second terminals thereof that varies within a range between a turn-on voltage of a GaN transistor, and a safe voltage limit between a gate and a source thereof throughout an active time of said GaN transistor. The high side driver has an input for receiving a high side drive signal, an output for coupling to said gate of said GaN transistor, a power supply terminal coupled to said first terminal of said voltage regulator, and a ground terminal for coupled to said second terminal of said voltage regulator.Type: ApplicationFiled: September 21, 2022Publication date: March 21, 2024Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Karel PTACEK, Dhruv CHOPRA
-
Publication number: 20240096734Abstract: A semiconductor device module may include a leadframe spacer that provides the functions of both a leadframe and a spacer, while enabling a double-sided cooling configuration. Such a leadframe spacer may include a leadframe surface that provides a die attach pad (DAP) that is shared by at least two semiconductor devices. The leadframe spacer may include at least one downset, where the semiconductor devices may be attached within a recess defined by the at least one downset. A first substrate may be connected to a first side of the leadframe. A second substrate may be connected to downset surfaces of the at least one downset, and positioned for further connection to the semiconductor devices in a double-sided assembly.Type: ApplicationFiled: November 27, 2023Publication date: March 21, 2024Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Tzu-Hsuan CHENG, Yong LIU, Liangbiao CHEN