Patents Assigned to STMicroelectronics International N.V.
  • Publication number: 20200243153
    Abstract: A row decoder located on one side of a memory array selectively drives word lines in response to a row address. A word line fault detection circuit located on an opposite side of the first memory array operates to detect an open word line fault between the opposed sides of the memory array. The word line fault detection circuit includes a first clamp circuit that operates to clamp the word lines to ground. An encoder circuit encodes signals on the word lines to generate an encoded address. The encoded address is compared to the row address by a comparator circuit which sets an error flag indicating the open word line fault has been detected if the encoded address does not match the row address.
    Type: Application
    Filed: January 14, 2020
    Publication date: July 30, 2020
    Applicant: STMicroelectronics International, N.V.
    Inventors: Shishir KUMAR, Abhishek PATHAK
  • Publication number: 20200243512
    Abstract: A circuit includes a logic circuit and a driver. The driver includes a first NMOS having a gate coupled to the logic circuit and source coupled to a reference voltage, a PAD coupled to a drain of the first NMOS, and a driver protection circuit. The driver protection circuit includes a second NMOS having a drain coupled to the PAD through a capacitor, source coupled to the reference voltage, and gate coupled to a supply voltage, and a resistor coupled between the drain of the second NMOS and the bulk of the first NMOS. The supply voltage transitions low when an electrostatic discharge (ESD) event raises potential at the PAD with respect to either reference voltage or supply voltage such that the second NMOS turns off, resulting in isolation of the bulk of first NMOS from the reference voltage and coupling of the bulk to the PAD using the capacitor.
    Type: Application
    Filed: January 8, 2020
    Publication date: July 30, 2020
    Applicant: STMicroelectronics International N.V.
    Inventors: Vishal Kumar SHARMA, Varun KUMAR
  • Patent number: 10726177
    Abstract: A system on a chip (SoC) includes a plurality of processing cores and a stream switch coupled to two or more of the plurality of processing cores. The stream switch includes a plurality of N multibit input ports, wherein N is a first integer. a plurality of M multibit output ports, wherein M is a second integer, and a plurality of M multibit stream links dedicated to respective output ports of the plurality of M multibit output ports. The M multibit stream links are reconfigurably coupleable at run time to a selectable number of the N multibit input ports, wherein the selectable number is an integer between zero and N.
    Type: Grant
    Filed: July 19, 2019
    Date of Patent: July 28, 2020
    Assignees: STMICROELECTRONICS S.R.L., STMICROELECTRONICS INTERNATIONAL N.V.
    Inventors: Thomas Boesch, Giuseppe Desoli
  • Publication number: 20200235659
    Abstract: A charge pump circuit generates a charge pump output signal at a first node and is enabled by a charge pump control signal. A diode has first and second terminals coupled to first and second nodes. A comparator has an inverting input coupled to the second node and a non-inverting input coupled to a third node, and causes generation of the charge pump control signal. A first current mirror produces a first current at the second node, and a second current mirror produces a second current (equal in magnitude to the first current) at the third node. The first terminal and second terminals may be a cathode and an anode. The first current mirror may be a current sink sinking a first current from the second node. The second current mirror may be current source sourcing a second current (equal in magnitude to the first current) to the third node.
    Type: Application
    Filed: December 16, 2019
    Publication date: July 23, 2020
    Applicant: STMicroelectronics International N.V.
    Inventors: Vikas RANA, Shivam KALLA
  • Publication number: 20200235702
    Abstract: A clock signal is generated with an oscillator. A crystal oscillator core within the oscillator circuit is switched on to produce first and second oscillation signals that are approximately opposite in phase. When a difference between a voltage of the first oscillation signal and a voltage of the second oscillation signal exceeds an upper threshold range, the crystal oscillator core is switched off. When the difference between the voltage of the first oscillation signal and the voltage of the second oscillation signal falls below the upper threshold range, the crystal oscillator core is switched back on. This operation is repeated so as to produce the clock signal.
    Type: Application
    Filed: December 4, 2019
    Publication date: July 23, 2020
    Applicant: STMicroelectronics International N.V.
    Inventors: Anand KUMAR, Nitin JAIN
  • Publication number: 20200235660
    Abstract: A charge pump circuit generates a charge pump output signal at a first node and is enabled by a control signal. A diode has an anode coupled to the first node and a cathode coupled to a second node. A current mirror arrangement sources a first current to the second node and sinks a second current from a third node. A comparator causes the control signal to direct the charge pump circuit to generate the charge pump output signal as having a voltage that ramps upwardly in magnitude (but negative in sign) if the voltage at the second node is greater than the voltage at the third node, and causes the control signal to direct the charge pump circuit to cease the ramping of the voltage of the charge pump output signal if the voltage at the second node is at least equal to the voltage at the third node.
    Type: Application
    Filed: January 14, 2020
    Publication date: July 23, 2020
    Applicant: STMicroelectronics International N.V.
    Inventors: Vikas RANA, Shivam KALLA
  • Publication number: 20200229710
    Abstract: Motion activity data is collected from at least one sensor. An initial motion activity classifier function is applied to the motion activity data to produce an initial motion activity posteriorgram. Pre-processing and segmenting the motion activity data into windows produces segmented motion activity data from which sensor specific features are extracted. An updated motion activity classifier function is generated from the extracted sensor specific features. Subsequent motion activity data is also collected from the at least one sensor, and the updated motion activity classifier function is applied to the subsequent motion activity data to produce an updated motion activity posteriorgram.
    Type: Application
    Filed: February 6, 2020
    Publication date: July 23, 2020
    Applicants: STMicroelectronics, Inc., STMicroelectronics International N.V.
    Inventors: Mahesh CHOWDHARY, Arun KUMAR, Ghanapriya SINGH, Rajendar BAHL
  • Patent number: 10716186
    Abstract: A circuit includes a voltage converter converting a source voltage to a supply voltage at a first node as a function of a feedback voltage at a feedback node. A first output path is coupled between the first node and a second node. Feedback circuitry compares the voltage at the second node to first and second overvoltages, and selectively couples the second node to the feedback node based thereupon. Impedance circuitry is coupled between the first node and a third node. A light emitting diode (LED) chain is coupled to the third node, and is selectively turned on and off as a function of the selective coupling of the second node to the feedback node by the feedback circuitry.
    Type: Grant
    Filed: July 17, 2019
    Date of Patent: July 14, 2020
    Assignee: STMicroelectronics International N.V.
    Inventors: Akshat Jain, Ranajay Mallik
  • Publication number: 20200219579
    Abstract: A decoder decodes a memory address and selectively drives a select line (such as a word line or mux line) of a memory. An encoding circuit encodes the data on select lines to generate an encoded address. The encoded address and the memory address are compared by a comparison circuit to generate a test result signal which is indicative of whether the decoder is operating properly. To test the comparison circuit for proper operation, a subset of an MBIST scan routine causes the encoded address to be blocked from the comparison circuit and a force signal to be applied in its place. A test signal from the scan routine and the force signal are then compared by the comparison circuit, with the test result signal generated from the comparison being indicative of whether the comparison circuit itself is operating properly.
    Type: Application
    Filed: December 4, 2019
    Publication date: July 9, 2020
    Applicant: STMicroelectronics International N.V.
    Inventors: Rohit BHASIN, Shishir KUMAR, Tanmoy ROY, Deepak Kumar BIHANI
  • Patent number: 10706915
    Abstract: A memory device includes first and second dummy word line portions. A dummy word line driver drives the first dummy word line portion. A voltage dropping circuit causes a voltage on the second dummy word line to be less than a voltage on the first dummy word line. At least one dummy memory cell is coupled to the second dummy word line portion, remains in standby until assertion of the second dummy word line, and performs a dummy cycle in response to assertion of the second dummy word line. A reset signal generation circuit generates a reset signal in response to completion of a dummy cycle by the at least one dummy memory cell. An internal clock signal is generated from an external clock signal and the reset signal and is used in performing a read and/or write cycle to a memory array.
    Type: Grant
    Filed: March 13, 2019
    Date of Patent: July 7, 2020
    Assignee: STMicroelectronics International N.V.
    Inventors: Abhishek Pathak, Tanmoy Roy, Shishir Kumar
  • Patent number: 10686442
    Abstract: A method and apparatus for dynamically matching a plurality of resistors to a sensor are disclosed. In the method and apparatus, a switching block of a plurality of switching blocks receives a plurality of selection signals. The switching block is coupled to a resistor array having a plurality of resistors that are coupled in series and arranged in a closed loop. Each two resistors are coupled to each other by a respective resistor node of a plurality of resistor nodes. The switching block of the plurality of switching blocks has a plurality of input nodes and an output node, where the output node is coupled to the respective resistor node of the plurality of resistor nodes. In the method and apparatus, the switching block couples an input node of the plurality of input nodes to the output node based on the selection signals.
    Type: Grant
    Filed: October 13, 2017
    Date of Patent: June 16, 2020
    Assignee: STMICROELECTRONICS INTERNATIONAL N.V.
    Inventors: Tanmoy Sen, Aswani Aditya Kumar Tadinada
  • Publication number: 20200186200
    Abstract: An RFID transponder includes a coding and modulation unit that generates a transmission signal by modulating an oscillator signal with an encoded bit signal. During a first and a second time segment, the encoded bit signal assumes a first and a second logic level, respectively. The transmission signal includes a first signal pulse having a first phase within the first time segment and a second signal pulse having a second phase that is shifted with respect to the first phase by a predefined phase difference within the second time segment. The transmission signal is paused for a pause period between the first and the second signal pulse. The pause period is shorter than a mean value of a period of the first time segment and a period of the second time segment.
    Type: Application
    Filed: February 18, 2020
    Publication date: June 11, 2020
    Applicant: STMicroelectronics International N.V.
    Inventors: Kosta KOVACIC, Albin PEVEC, Maksimiljan STIGLIC
  • Publication number: 20200186162
    Abstract: A continuous time Delta-Sigma (CT-??) modulator has an input node configured to receive an input signal and an output node configured to output a digital output signal. The CT-?? modulator includes a feedback loop with a summation circuit configured to sum the digital output signal with a jitter perturbed test signal to generate a signal supplied to an input of a digital to analog converter circuit. A single tone signal is injected with a jitter error of a clock signal to generate the jitter perturbed test signal. A processing circuit processes the digital output signal to detect a signal to noise ratio of the CT-?? modulator. The detected signal to noise ratio is indicative of presence of jitter in the clock signal.
    Type: Application
    Filed: December 3, 2019
    Publication date: June 11, 2020
    Applicant: STMicroelectronics International N.V.
    Inventors: Ankur BAL, Rupesh SINGH
  • Publication number: 20200186155
    Abstract: An oscillator circuit powered by a source voltage generates an oscillating output signal. The oscillating output signal is level shifted and applied to a first input of a multiplexer. A second input of the multiplexer receives the oscillating output signal. The multiplexer selects one of the oscillating output signal and the level shifted oscillating output signal for output as a selected oscillating output signal in response to a select signal. A locked loop circuit generates controls a frequency of the oscillating output signal as a function of the selected oscillating output signal and a reference oscillating signal. The select signal further selects one of a reference voltage and the source voltage of the oscillator circuit as an error amplifier reference voltage for a voltage regulator circuit that generates the first power supply voltage.
    Type: Application
    Filed: November 26, 2019
    Publication date: June 11, 2020
    Applicant: STMicroelectronics International N.V.
    Inventor: Nitin GUPTA
  • Publication number: 20200183439
    Abstract: A voltage regulator includes an error amplifier producing an error voltage from a reference voltage and a feedback voltage. A voltage-to-current converter converts the error voltage to an output current, and a feedback resistance generates the feedback voltage from the output current. The error amplifier includes a differential pair of transistors receiving the feedback voltage and the reference voltage, a first pair of transistors operating in saturation and coupled to the differential pair of transistors at an output node and a bias node, a second pair of transistors operating in a linear region and coupled to the first pair of transistors at a pair of intermediate nodes. A compensation capacitor is coupled to one of the pair of intermediate nodes so as to compensate the error amplifier for a parasitic capacitance. An output at the output node is a function of a difference between the reference voltage and feedback voltage.
    Type: Application
    Filed: November 25, 2019
    Publication date: June 11, 2020
    Applicant: STMicroelectronics International N.V.
    Inventors: Ankit GUPTA, Nitin GUPTA, Prashutosh GUPTA
  • Patent number: 10680587
    Abstract: An RC oscillator generates a periodic trigger signal, and a clock generator generates clock edges in response. A stuck-at-fault detection circuit detects a stuck-at-logic state of the periodic trigger signal and causes the RC oscillator to reset and causes a change in logic state of the periodic trigger signal. The RC oscillator includes first and second comparison circuits, a logic circuit receiving output from the first and second comparison circuits and generating the periodic trigger signal, and a clock generation circuit generating a clock signal therefrom. The stuck-at-fault detection circuit includes a capacitive node, charge circuitry charging the capacitive node based upon the periodic trigger signal, discharge circuitry discharging the capacitive node based upon the periodic trigger signal, and triggering circuitry asserting a reset signal to cause the RC oscillator to reset when the charge on the capacitive node indicates a stuck-at-logic state of the periodic trigger signal.
    Type: Grant
    Filed: July 5, 2018
    Date of Patent: June 9, 2020
    Assignee: STMicroelectronics International N.V.
    Inventors: Rajesh Narwal, Pravesh Kumar Saini
  • Patent number: 10669978
    Abstract: A method and system of improving the efficiency of motor vehicles includes stopping an engine of a motor vehicle system if the motor vehicle system is immobile for more than a predetermined period of time, according to one embodiment. The method and system includes starting the engine with a magneto system, in response to one or more vehicle conditions, such as operation of a throttle, operation of a clutch, and/or operation of a brake lever, according to one embodiment.
    Type: Grant
    Filed: July 16, 2018
    Date of Patent: June 2, 2020
    Assignee: STMICROELECTRONICS INTERNATIONAL N.V.
    Inventor: Laurent Perier
  • Publication number: 20200161031
    Abstract: A resistance trimming circuit has a resolution of N=X+Y bits. Included is a first circuit with M resistors, where M=2X?1, with each of the M resistors having a resistance of R*(2Y)*i, i being an index having a value ranging from 1 to 2X?1. M switches are associated with the M resistors. Each of the M resistors is coupled between a first node and its one of the M switches, and each of the M switches couples its one of the M resistors to a second node. Included is a second circuit with P resistors, where P=2Y?1, with each of the P resistors having a resistance of R*i. P switches are associated with the P resistors. Each of the P resistors is coupled between the second node and its one of the P switches, and each of the P switches selectively couples its one of the P resistors to a third node.
    Type: Application
    Filed: October 30, 2019
    Publication date: May 21, 2020
    Applicant: STMicroelectronics International N.V.
    Inventors: Mohit KAUSHIK, Anil KUMAR
  • Patent number: 10658364
    Abstract: According to principles as discussed herein, an EEPROM cell is provided and then, after testing the code, using the exact same architecture, transistors, memory cells, and layout, the EEPROM cell is converted to a read-only memory (“ROM”) cell. This conversion is done on the very same integrated circuit die using the same layout, design, and timing with only a single change in an upper level mask in the memory array. In one embodiment, the mask change is the via mask connecting metal 1 to poly. This allows the flexibility to store the programming code as non-volatile memory code, and then after it has been tested, at time selected by the customer, some or all of that code from a code that can be written to a read-only code that is stored in a ROM cell that is composed the same transistors and having the same layout.
    Type: Grant
    Filed: February 28, 2018
    Date of Patent: May 19, 2020
    Assignees: STMICROELECTRONICS S.R.L., STMICROELECTRONICS INTERNATIONAL N.V.
    Inventors: Fabio De Santis, Vikas Rana
  • Publication number: 20200153442
    Abstract: A method of quickly locking a locked loop includes generating an intermediate reference signal having an intermediate reference frequency between a desired output frequency and a reference frequency of a reference signal, and setting an output frequency of a controllable oscillator to the desired output frequency using a first locked loop having a first loop divider value. The first loop divider value is set such that the intermediate reference frequency multiplied by the first loop divider value is equal to the desired output frequency. The controllable oscillator is then coupled to a second locked loop when the first locked loop locks, with the second locked loop is being activated. The first locked loop is then deactivated.
    Type: Application
    Filed: January 13, 2020
    Publication date: May 14, 2020
    Applicant: STMicroelectronics International N.V.
    Inventors: Nitin GUPTA, Jeet Narayan TIWARI