Patents Assigned to STMicroelectronics International N.V.
-
Publication number: 20240250058Abstract: A semiconductor die is arranged at a die mounting location of a substrate. The substrate includes an array of electrically conductive leads at the periphery of the substrate. Electrical coupling is provided between the semiconductor die and selected ones of the electrically conductive leads in the array of electrically conductive leads via electrically conductive ribbons. Each ribbon has a body portion with a first width as well as first and second end portions bonded to the semiconductor die and to the electrically conductive leads, respectively. At least one of the first and second end portions of the electrically conductive ribbon includes a tapered portion having a second width smaller than the first width of the body portion.Type: ApplicationFiled: January 18, 2024Publication date: July 25, 2024Applicant: STMicroelectronics International N.V.Inventors: Mauro MAZZOLA, Fabio MARCHISI
-
Publication number: 20240248864Abstract: A connection circuit couples a first circuit of a device to a bus configured to provide access to an addressable memory space of the device. The connection circuit receives an input address transmitted by the first circuit. The input address corresponds to an address in a first address range or a second address range of the addressable memory space. The addressable memory space further includes a third address range that is not addressable by the first circuit. The connection circuit compares the input address with a threshold address. In response to the comparison, the connection circuit generates a portion of an output address, the output address belonging to the second address range or the third address range of the addressable memory space. The portion of the output address is then supplied to the bus.Type: ApplicationFiled: January 18, 2024Publication date: July 25, 2024Applicant: STMicroelectronics International N.V.Inventors: Loic PALLARDY, Alexandre TORGUE
-
Patent number: 12046324Abstract: A memory circuit includes an array of memory cells arranged with first word lines connected to a first sub-array storing less significant bits of data and second word lines connected to a second sub-array storing more significant bits of data. A row decoder circuit coupled to the first and second word lines generates word line signals. A word line gating circuit is configured to selectively gate passage of the word line signals to the second word lines for the second sub-array in response to assertion of a maximum value signal. A data modification circuit performs a mathematical operation on data read from the array of memory cells, and asserts the maximum value signal if the mathematical operation performed on the less significant bits of data from the first sub-array produces a maximum data value.Type: GrantFiled: July 11, 2022Date of Patent: July 23, 2024Assignees: STMicroelectronics International N.V., STMicroelectronics (Crolles 2) SASInventors: Harsh Rawat, Praveen Kumar Verma, Promod Kumar, Christophe Lecocq
-
Publication number: 20240242749Abstract: A reset pad circuit has first and second inputs coupled, respectively, to a first reset access port receiving a first reset request and a second reset access port. The reset pad circuit generates a first reset state signal. An internal reset activation gate has inputs coupled to internal resources and an output that applies a reset request to the second reset access port. A memory element has first and second inputs coupled, respectively, to the output of the reset activation gate and the output of the reset pad circuit. The memory element generates a second reset state signal when receiving the reset request until receiving the first reset state signal. A reset forward gate coupled to outputs of the reset pad circuit and the memory element generates a system reset request in response to the first reset state signal or the second state signal.Type: ApplicationFiled: January 11, 2024Publication date: July 18, 2024Applicant: STMicroelectronics International N.V.Inventors: Riccardo CONDORELLI, Antonino MONDELLO, Michele Alessandro CARRANO, Michele BOTTARO, Salvatore COSTA, Jacques TALAYSSAT
-
Publication number: 20240243698Abstract: An envelope detector receives a modulated signal and a differential stage coupled to the detector produces a replica modulated signal compared to produce a PWM-modulated signal having on and off times. A first switch is actuated to short-circuit the input to the envelope detector. A second switch is actuated to feed back to a storage capacitor a signal indicative of the difference between inputs to the differential stage. A third switch is actuated to short-circuit an input to the comparator. Logic circuitry activates the switched to implement offset compensation where: the first, second and third switches are actuated in the absence of the PWM-modulated signal during start-up and standby phases; and the first, second and third switches are actuated during off times of the PWM-modulated signal in a working phase alternating with the start-up/standby phases.Type: ApplicationFiled: January 10, 2024Publication date: July 18, 2024Applicant: STMicroelectronics International N.V.Inventors: Nunzio SPINA, Alessandro CASTORINA, Giuseppe PALMISANO
-
Patent number: 12040013Abstract: A memory array includes memory cells forming a data word location accessed in response to a word line signal. A data sensing circuit configured to sense data on bit lines associated with the memory cells. The sensed data corresponds to a current data word stored at the data word location. A data latching circuit latches the sensed data for the current data word from the data sensing circuit. A data modification circuit then performs a mathematical modify operation on the current data word to generate a modified data word. The modified data word is then applied by a data writing circuit to the bit lines for writing back to the memory cells of the memory array at the data word location. The operations are advantageously performed within a single clock cycle.Type: GrantFiled: July 11, 2022Date of Patent: July 16, 2024Assignee: STMicroelectronics International N.V.Inventors: Praveen Kumar Verma, Harsh Rawat
-
Patent number: 12038801Abstract: Disclosed herein is a debug system including a host computer, a microcontroller, and a debug probe for interface therebetween for performing debug trace operations. The debug probe samples the current drawn by the microcontroller. The debug probe and host computer cooperate so as to acquire and accurately align trace data and the samples of the current drawn by the microcontroller. Techniques for performing this alignment are described herein and enable for accurate inferences to be drawn about the current drawn by the microcontroller during different program operations.Type: GrantFiled: December 14, 2022Date of Patent: July 16, 2024Assignee: STMicroelectronics International N.V.Inventors: Sylvain Chavagnat, Simon Valcin
-
Publication number: 20240228264Abstract: A sensor package includes a packaging formed by a package bottom, first and second sidewalls extending upwardly from first and second opposite sides of the package bottom, and third and fourth sidewalls extending upwardly from third and fourth opposite sides of the package bottom, the sidewalls and package bottom defining a cavity. An integrated circuit is attached to the package bottom. A plate extends between two of the sidewalls within the cavity and is spaced apart from the package bottom. Sensors are attached to a top surface of the plate on opposite sides of an opening. Wire bondings electrically connect pads on a top face of the sensor to corresponding pads on a top face of the integrated circuit, for example by passing through the opening in the plate or passing past a side end of the plate. A lid extends across and between the sidewalls to close the cavity.Type: ApplicationFiled: October 25, 2022Publication date: July 11, 2024Applicant: STMicroelectronics International N.V.Inventor: Roseanne DUCA
-
Publication number: 20240235546Abstract: A resettable digital stage operates when a supply voltage is higher than a threshold. A non-volatile memory stores a digital code read by a reading stage. A main power-on reset circuit generates a main reset signal controlling reset of the reading stage. A resettable volatile memory coupled to the reading stage stores a default value when reset. An auxiliary power-on reset circuit generates an auxiliary reset signal controlling reset of the volatile memory. Upon deactivation of the reset, the reading stage loads the digital code into the volatile memory. The main power-on reset circuit functions in a non-trimmed configuration response to the stored default value and in a trimmed configuration responsive to the stored digital code. The main power-on reset circuit has first and second operative thresholds which respectively fall within a first and second non-trimmed voltage range or within a first and second trimmed voltage range.Type: ApplicationFiled: January 10, 2024Publication date: July 11, 2024Applicant: STMicroelectronics International N.V.Inventors: Riccardo CONDORELLI, Antonino MONDELLO, Michele Alessandro CARRANO, Daniele MANGANO, Fabien LAPLACE, Luc GARCIA, Michel CUENCA
-
Publication number: 20240235573Abstract: An integrated circuit includes a continuous time delta sigma analog-to-digital converter (CTDS ADC) and a test circuit for testing the CTDS ADC. The test circuit converts multibit digital reference data to a single-bit digital stream. The test circuit then passes the single-bit digital stream to a finite impulse response digital-to-analog converter (FIR DAC). The FIR DAC converts the single-bit digital stream to an analog test signal. The analog test signal is then passed to the CTDS ADC. The CTDS ADC converts the analog test signal to digital test data. The test circuit analyzes the digital test data to determine the accuracy of the CTDS ADC.Type: ApplicationFiled: December 26, 2023Publication date: July 11, 2024Applicant: STMicroelectronics International N.V.Inventors: Ankur BAL, Abhishek JAIN, Sharad GUPTA
-
Patent number: 12033715Abstract: The present disclosure is directed to arranging user data memory cells and test memory cells in a configurable memory array that can perform both differential and single ended read operations during memory start-up and normal memory use, respectively. Different arrangements of the user data memory cells and the test memory cells in the memory array result in increased effectiveness of memory array, in terms of area optimization, memory read accuracy and encryption for data security.Type: GrantFiled: December 7, 2022Date of Patent: July 9, 2024Assignee: STMicroelectronics International N.V.Inventors: Vikas Rana, Arpit Vijayvergia
-
Patent number: 12032747Abstract: The present disclosure is directed to devices and methods for detecting dimming gestures using infrared detection. Infrared signals are detected using a thermal metal-oxide-semiconductor (TMOS) infrared (IR) sensor solution. The TMOS IR sensor is highly accurate and has low power consumptions compared to traditional IR sensors that utilize IR receivers.Type: GrantFiled: February 10, 2023Date of Patent: July 9, 2024Assignee: STMicroelectronics International N.V.Inventors: Stefano Paolo Rivolta, Roberto Mura, Edoardo Nagali
-
Publication number: 20240219439Abstract: A power detector for detecting the RMS power of an AC voltage includes a transconductor configured to receive the AC voltage and to provide a first current to a node with a non-linear relation between the first current and the voltage. A current output digital to analog converter is configured to receive a digital signal and to provide a second current to the node. A low pass filter is coupled to the node, and an inverter is coupled to the node and configured to provide a binary signal.Type: ApplicationFiled: December 15, 2023Publication date: July 4, 2024Applicant: STMicroelectronics International N.V.Inventor: Alessandro VENCA
-
Publication number: 20240220278Abstract: A system includes a host processor, a memory, a hardware accelerator and a configuration controller. The host processor, in operation, controls execution of a multi-stage processing task. The memory, in operation, stores data and configuration information. The hardware accelerator, in operation preforms operations associated with stages of the multi-stage processing task. The configuration controller is coupled to the host processor, the hardware accelerator, and the memory. The configuration controller executes a linked list of configuration operations, for example, under control of a finite state machine. The linked list consists of configuration operations selected from a defined set of configuration operations. Executing the linked list of configuration operations configures the plurality of configuration registers of the hardware accelerator to control operations of the hardware accelerator associated with a stage of the multi-stage processing task.Type: ApplicationFiled: February 28, 2023Publication date: July 4, 2024Applicants: STMICROELECTRONICS S.r.l., STMicroelectronics International N.V.Inventors: Paolo Sergio ZAMBOTTI, Thomas BOESCH, Giuseppe DESOLI, Wolfgang Johann BETZ, David SIORPAES
-
Publication number: 20240220777Abstract: A hardware accelerator includes functional circuits and streaming engines. An interface is coupled to the plurality of streaming engines. The interface, in operation, performs stream cipher operations on data words associated with data streaming requests. The performing of a stream cipher operation on a data word includes generating a mask based on an encryption ID associated with a streaming engine of the plurality of streaming engines and an address associated with the data word, and XORing the generated mask with the data word. The hardware accelerator may include configuration registers to store configuration information indicating a respective security state associated with functional circuits and streaming engine of the hardware accelerator, which may be used to control performance of operations by the hardware accelerator.Type: ApplicationFiled: February 28, 2023Publication date: July 4, 2024Applicants: STMICROELECTRONICS S.r.l., STMicroelectronics International N.V.Inventors: Francesca GIRARDI, Giuseppe DESOLI, Ruggero SUSELLA, Thomas BOESCH, Paolo Sergio ZAMBOTTI
-
Publication number: 20240215233Abstract: An electronic circuit includes a transistor cell with multiple transistors arranged inside and on top of a semiconductor substrate. Each transistor has an active area. First insulating regions are at least partially located around the transistors and extend down to a first depth in the semiconductor substrate. Second insulating regions are positioned to insulate the active areas the transistors from one another. The second insulating regions extend down to a second depth in the semiconductor substrate, the second depth being greater than the first depth.Type: ApplicationFiled: December 14, 2023Publication date: June 27, 2024Applicant: STMicroelectronics International N.V.Inventors: Brice ARRAZAT, Christian RIVERO, Julien DELALLEAU, Joel METZ
-
Publication number: 20240213101Abstract: An electronic circuit includes a plurality of transistors including: at least one first MOS transistor of a first conductivity type arranged inside and on top of at least one first active area of a semiconductor substrate and at least one second MOS transistor of the second conductivity type arranged inside and on top of at least one second active area of the semiconductor substrate. Each first active area is delimited by a first insulating region which is recessed with respect to a first surface of the semiconductor substrate by a first depth. Each second active area is delimited by a second insulating region which is flush with the first surface of the semiconductor substrate, or which is recessed with respect to the first surface of the semiconductor substrate by a second depth smaller than the first depth.Type: ApplicationFiled: December 11, 2023Publication date: June 27, 2024Applicant: STMicroelectronics International N.V.Inventors: Brice ARRAZAT, Christian RIVERO
-
Publication number: 20240211643Abstract: A SOC includes a core, peripherals, and a bus for interconnecting the core and peripherals. Some peripherals can be selectively enabled or disabled on-demand. The SoC further includes peripheral enabling/disabling electronics and peripheral enabling/disabling circuitry coupled to the peripherals. The peripheral enabling/disabling electronics are directly connected to the peripheral enabling/disabling circuitry and are configured to store information items related to an enabled/disabled peripheral configuration, indicate the peripherals that are enabled and the peripherals that are disabled according to the enabled/disabled peripheral configuration, and provide the peripheral enabling/disabling circuitry with signals based on the stored information items. The peripheral enabling/disabling circuitry allows operation of the enabled peripherals and prevents operation of the disabled peripherals based on the signals received from the peripheral enabling/disabling electronics.Type: ApplicationFiled: December 15, 2023Publication date: June 27, 2024Applicant: STMicroelectronics International N.V.Inventors: Antonino MONDELLO, Michele Alessandro CARRANO, Riccardo CONDORELLI
-
Patent number: 12019118Abstract: In an embodiment a processing system includes a test circuit configured to set an address value, an upper address limit and a lower address limit to a given reference bit sequence, verify whether the upper-limit comparison signal has a respective third logic level and/or whether the lower-limit comparison signal has the respective third logic level, assert an error signal in response to determining that the upper-limit comparison signal does not have the respective third logic level or the lower-limit comparison signal does not have the respective third logic level, repeat a certain operation for each of the N bits.Type: GrantFiled: March 20, 2023Date of Patent: June 25, 2024Assignees: STMicroelectronics International N.V., STMicroelectronics Application GmbHInventors: Roberto Colombo, Vivek Mohan Sharma, Samiksha Agarwal
-
Patent number: 12020760Abstract: Disclosed herein is a method of operating a system in a test mode. When the test mode is an ATPG test mode, the method includes beginning stuck-at testing by setting a scan control signal to a logic one, setting a transition mode signal to a logic 0, and initializing FIFO buffer for ATPG test mode. The FIFO buffer is initialized for ATPG test mode by setting a scan reset signal to a logic 0 to place a write data register and a read data register associated with the FIFO buffer into a reset state, enabling latches of the FIFO buffer using an external enable signal, removing the external enable signal to cause the latches to latch, and setting the scan reset signal to a logic 1 to release the write data register and the read data register from the reset state, while not clocking the write data register.Type: GrantFiled: December 9, 2022Date of Patent: June 25, 2024Assignee: STMicroelectronics International N.V.Inventors: Venkata Narayanan Srinivasan, Balwinder Singh Soni, Avneep Kumar Goyal