Patents Assigned to STMicroelectronics (Rousset) SAS
-
Publication number: 20230402102Abstract: The latch device includes an RS type latch flip-flop capable of being supplied between a first supply voltage and a second supply voltage which is lower than the first supply voltage and having first and second flip-flop inputs and a flip-flop output connected to the output terminal. A control module positions the latch flip-flop in a set state or in a reset state when the first supply voltage has a first value which is lower than the low voltage then, the latch flip-flop being positioned, confers the high voltage on the first supply voltage and the low voltage on the second supply voltage and outputs and maintains the high voltage or the low voltage on the flip-flop output while avoiding outputting a prohibited logic state at the two flip-flop inputs.Type: ApplicationFiled: May 26, 2023Publication date: December 14, 2023Applicant: STMICROELECTRONICS (ROUSSET) SASInventor: Francois TAILLIET
-
Publication number: 20230403553Abstract: Disclosed herein is an electronic control unit including a communication circuit designed to receive intelligent transport system (ITS) messages, an authentication circuit for authenticating the received messages, and a secure element containing a hardware-secure non-volatile memory and a continually active clock counter.Type: ApplicationFiled: June 5, 2023Publication date: December 14, 2023Applicant: STMicroelectronics (Rousset) SASInventor: Laurent TABARIES
-
Publication number: 20230401306Abstract: The electronic control unit includes a communication circuit adapted to receive intelligent transport system messages, an authentication circuit designed to authenticate the received messages, a non-volatile memory configured to record the authenticated received messages, and a secure element. The secure element includes a blacklist of automatically excluded senders and is configured to directly reject a received message from a sender on the blacklist without authentication using the authentication circuit. Alternatively, the secure element includes a whitelist of automatically allowed senders and is configured to directly record a received message from a sender on the whitelist in the non-volatile memory without authentication using the authentication circuit.Type: ApplicationFiled: June 8, 2023Publication date: December 14, 2023Applicant: STMicroelectronics (Rousset) SASInventor: Laurent TABARIES
-
Patent number: 11838024Abstract: An embodiment provides a circuit of cyclic activation of an electronic function including a hysteresis comparator controlling the charge of a capacitive element powering the function.Type: GrantFiled: December 11, 2020Date of Patent: December 5, 2023Assignee: STMicroelectronics (Rousset) SASInventors: Alexandre Tramoni, Jimmy Fort
-
Publication number: 20230387917Abstract: An integrated circuit includes a programmable logic array. The programmable logic array incudes a plurality of logic elements arranged in rows and columns. Each logic element includes a direct output and a synchronized output. The direct output of each logic element is coupled to all other logic elements of higher rank, but is not coupled to logic elements of lower rank.Type: ApplicationFiled: May 27, 2022Publication date: November 30, 2023Applicant: STMICROELECTRONICS (ROUSSET) SASInventors: Jean-Francois LINK, Mark WALLIS, Joran PANTEL
-
Patent number: 11830777Abstract: A device includes a MOS transistor and a bipolar transistor at a same first portion of a substrate. The first portion includes a first well doped with a first type forming the channel of the MOS transistor and two first regions doped with a second type opposite to the first type that are arranged in the first well which form the source and drain of the MOS transistor. The first portion further includes: a second well doped with the second type that is arranged laterally with respect to the first well to form the base of the bipolar transistor; a second region doped with the first type that is arranged in the second well to form the emitter of the bipolar transistor; and a third region doped with the first type that is arranged under the second well to form the collector of the bipolar transistor.Type: GrantFiled: July 12, 2022Date of Patent: November 28, 2023Assignee: STMicroelectronics (Rousset) SASInventors: Romeric Gay, Abderrezak Marzaki
-
Patent number: 11829178Abstract: An embodiment electronic circuit power supply device is configured to: flow, through a first conductor connected to a node, a first current that is an image of a second current consumed by the electronic circuit; flow a third current through a second conductor connected to the node; regulate a potential of the node to a constant value by acting on the third current; flow a fourth constant current through a third conductor connected to the node; and consume a fifth current that is an image of the third current.Type: GrantFiled: August 11, 2021Date of Patent: November 28, 2023Assignee: STMicroelectronics (Rousset) SASInventors: Nicolas Demange, Nicolas Borrel, Jimmy Fort
-
Patent number: 11829188Abstract: In an embodiment a system on chip includes a plurality of microprocessors, a plurality of slave resources, an interconnection circuit coupled between the microprocessors and the slave resources, the interconnection circuit configured to route transactions between the microprocessors and the slave resources and a processing controller configured to allow a user of the system to implement within the system at least one configuration diagram of the system defined by a set of configuration pieces of information used to define an assignment of at least one microprocessor to at least some of the slave resources, select the at least one microprocessors, and authorise an external debugging tool to access, for debugging purposes, only the slave resources assigned to the at least one microprocessor.Type: GrantFiled: November 20, 2020Date of Patent: November 28, 2023Assignees: STMicroelectronics (Rousset) SAS, STMicroelectronics (Alps) SAS, STMicroelectronics (Grand Ouest) SASInventors: Loic Pallardy, Nicolas Anquet, Dragos Davidescu
-
Publication number: 20230378295Abstract: A transistor includes a semiconductor layer with a stack of a gate insulator and a conductive gate on the semiconductor layer. A thickness of the gate insulator is variable in a length direction of the transistor. The gate insulator includes a first region having a first thickness below a central region of the conductive gate. The gate insulator further includes a second region having a second thickness, greater than the first thickness, below an edge region of conductive gate.Type: ApplicationFiled: May 16, 2023Publication date: November 23, 2023Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Rousset) SASInventors: Siddhartha DHAR, Stephane MONFRAY, Alain FLEURY, Franck JULIEN
-
Publication number: 20230378311Abstract: A method of manufacturing a PN junction includes successive steps for: forming at least one trench in a semiconductor substrate of a first conductivity type; and filling the at least one trench with a semiconductor material of a second conductivity type, different from the first conductivity type.Type: ApplicationFiled: May 15, 2023Publication date: November 23, 2023Applicants: STMicroelectronics (Rousset) SAS, STMicroelectronics (Crolles 2) SASInventors: Guillaume GUIRLEO, Abderrezak MARZAKI, Thomas CABOUT
-
Patent number: 11824969Abstract: A cryptographic circuit performs a substitution operation of a cryptographic algorithm. For each substitution operation of the cryptographic algorithm, a series of substitution operations are performed by the cryptographic circuit. One of the substitution operations of the series is a real substitution operation corresponding to the substitution operation of the cryptographic algorithm. One or more other substitution operations of the series are dummy substitution operations. A position of the real substitution operation in said series is selected randomly.Type: GrantFiled: November 29, 2021Date of Patent: November 21, 2023Assignee: STMICROELECTRONICS (ROUSSET) SASInventors: Thomas Ordas, Yanis Linge
-
Patent number: 11815547Abstract: A test circuit and a method for testing an integrated circuit are provided. The integrated circuit includes a test circuit. The test circuit includes a conductive track extending over at least a portion of the periphery of the integrated circuit, at least one component and an activation circuit adapted to deviating an input data signal into the conductive track during a test mode, and to transmitting the input data signal to the at least one component during a normal operating mode.Type: GrantFiled: September 7, 2021Date of Patent: November 14, 2023Assignee: STMICROELECTRONICS (ROUSSET) SASInventor: Francois Tailliet
-
Patent number: 11817484Abstract: A method for manufacturing an electronic device includes locally implanting ionic species into a first region of a silicon nitride layer and into a first region of an electrically insulating layer located under the first region of the silicon nitride layer. A second region of the silicon nitride layer and a region of the electrically insulating layer located under the second region of the silicon nitride layer are protected from the implantation. The electrically insulating layer is disposed between a semi-conducting substrate and the silicon nitride layer. At least one trench is formed extending into the semi-conducting substrate through the silicon nitride layer and the electrically insulating layer. The trench separates the first region from the second region of the electrically insulating layer. The electrically insulating layer is selectively etched, and the etch rate of the electrically insulating layer in the first region is greater than the etch rate in the second region.Type: GrantFiled: September 27, 2022Date of Patent: November 14, 2023Assignees: STMICROELECTRONICS (CROLLES 2) SAS, STMICROELECTRONICS (ROUSSET) SASInventors: Franck Julien, Stephan Niel, Leo Gave
-
Patent number: 11818883Abstract: The present description concerns a ROM including at least one first rewritable memory cell.Type: GrantFiled: December 1, 2021Date of Patent: November 14, 2023Assignees: STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Rousset) SASInventors: Abderrezak Marzaki, Mathieu Lisart, Benoit Froment
-
Patent number: 11818901Abstract: The disclosure relates to integrated circuits and methods including one or more rows of transistors. In an embodiment, an integrated circuit includes a row of bipolar transistors including a plurality of first conduction regions, a second conduction region, and a common base between the first conduction regions and the second conduction region. An insulating trench is in contact with each bipolar transistor of the row of bipolar transistors. A conductive layer is on the insulating trench and the common base between the first conduction regions. A spacer layer is between the conductive layer and the first conduction regions.Type: GrantFiled: September 29, 2021Date of Patent: November 14, 2023Assignees: STMicroelectronics (Rousset) SAS, STMicroelectronics (Crolles 2) SASInventors: Philippe Boivin, Jean Jacques Fagot, Emmanuel Petitprez, Emeline Souchier, Olivier Weber
-
Patent number: 11817149Abstract: An integrated circuit comprises a memory device including at least one memory point having a volatile memory cell and a single non-volatile memory cell coupled together to a common node.Type: GrantFiled: September 7, 2022Date of Patent: November 14, 2023Assignee: STMICROELECTRONICS (ROUSSET) SASInventors: François Tailliet, Marc Battista
-
Patent number: 11811221Abstract: The present description concerns an electrostatic discharge protection device including a first clipping circuit coupled between a first node and a second node and a second active clipping circuit, series-coupled with a first resistor, the second clipping circuit and the first resistor being coupled between the first and second nodes, the second clipping circuit including a field-effect transistor having a metal-oxide-semiconductor structure.Type: GrantFiled: December 9, 2021Date of Patent: November 7, 2023Assignee: STMicroelectronics (Rousset) SASInventor: François Tailliet
-
Publication number: 20230353154Abstract: A system on chip includes a programmable logic array. The system on chip also includes a signal conditioner coupled to a data input of the programmable logic array and configured to condition a data signal prior to processing the data signal with the programmable logic array. The signal conditioner can selectively condition the signal by one or both of synchronizing the data signal with a clock signal of the programmable logic array and generating a pulse from the data signal with an edge detector.Type: ApplicationFiled: April 29, 2022Publication date: November 2, 2023Applicant: STMICROELECTRONICS (ROUSSET) SASInventors: Jean-Francois LINK, Mark WALLIS, Joran PANTEL
-
Patent number: 11803729Abstract: A light-emitting diode has an anode terminal coupled to a node of application of a power supply voltage by a first transistor and a cathode terminal coupled to a node of application of a reference voltage by a second transistor. A microcontroller includes a digital-to-analog converter and a comparator, with the comparator having a first input coupled to one of the anode and cathode terminals of the diode and a second input configured to receive an output voltage of the converter. An output signal of the comparator controls one of the first and second transistors to turn off when the comparator detects an operating condition where current flow in the light-emitting diode exceeds maximum current limit (such as with the light-emitting diode operating in an exponential operating area.Type: GrantFiled: November 11, 2021Date of Patent: October 31, 2023Assignee: STMicroelectronics (Rousset) SASInventor: Olivier Rouy
-
Patent number: 11804842Abstract: A physically unclonable function device includes a set of diode-connected MOS transistors having a random distribution of respective threshold voltages. A first circuit is configured to impose, on each first transistor, a fixed respective gate voltage regardless of the value of a current flowing in this first transistor. A second circuit is configured to impose, on each second transistor, a fixed respective gate voltage regardless of the value of a current flowing in this second transistor. A current mirror stage is coupled between the first circuit and the second circuit and is configured to deliver the reference current from a sum of the currents flowing in the first transistors. A comparator is configured to deliver a signal whose level depends on a comparison between a first current obtained from a reference current based on the first transistors and a second current of the second transistors.Type: GrantFiled: June 22, 2022Date of Patent: October 31, 2023Assignee: STMicroelectronics (Rousset) SASInventors: Nicolas Borrel, Jimmy Fort, Mathieu Lisart