Patents Assigned to Synopsys, Inc.
-
Patent number: 11531797Abstract: A system and method for performing operating state analysis of an integrated circuit (IC) design is disclosed. The method includes simulating a switching operation from a first operating state to a second operating state for one or more cells of the IC design using a plurality of vectors corresponding to one or more user-specified constraints. The method include generating a time-based waveform for each cell of the one or more cells changing an operating state from the first operating state to the second operating state, and based on the generated time-based waveform, identifying one or more operating state changes corresponding to the operating state analysis and associated timing window and cell information. The method includes verifying the one or more operating state changes by the each cell of the one or more cells of the IC design meet the one or more user-specified constraints for generating an analysis report.Type: GrantFiled: April 16, 2021Date of Patent: December 20, 2022Assignee: Synopsys, Inc.Inventors: Youxin Gao, Qing Su, Mayur Bubna
-
Publication number: 20220399881Abstract: A circuit is provided. The circuit includes a first master stage, a second master stage, a first slave stage, a first slave stage, and a second slave stage. The first master stage includes a data input line. The second master stage includes an inverse data input line. The first slave stage is coupled to an output of the first master stage. The second slave stage is coupled to an output of the second master stage. The first slave stage generates an output signal during a rising edge of a clock cycle. The second slave stage generates an inverted output signal during the rising edge of the clock cycle. The output signal and the inverted output signal are available concurrently.Type: ApplicationFiled: June 3, 2022Publication date: December 15, 2022Applicant: Synopsys, Inc.Inventors: Pradip JADHAV, Michael McMANUS
-
Patent number: 11526642Abstract: An implementation-quality synthesis process begins with a logical design of an integrated circuit and, through a series of steps, generates a fully synthesized physical design of the integrated circuit. One of the steps is clock synthesis, which generates the clock network for the integrated circuit. In certain embodiments, a method includes the following steps. A reduced clock synthesis process is applied, rather than the implementation-quality clock synthesis process. This generates a clock network for the logical design, which will be referred to as a proxy clock network because it is used as a proxy to estimate power consumption of the fully synthesized clock network. Because the reduced clock synthesis process runs much faster than the implementation-quality clock synthesis process, the front end designer may use these power estimates in the front end design process, including to explore different design variations in the logical design.Type: GrantFiled: March 23, 2021Date of Patent: December 13, 2022Assignee: Synopsys, Inc.Inventors: Min Pan, Feng Sheng, Anand Kumar Rajaram
-
Patent number: 11527298Abstract: An on-chip memory diagnostic (OCMD) circuit may instruct a set of built-in self-test (BIST) engines to execute BIST on memories associated with the set of BIST engines. Next, results of executing BIST on the memories may be received from the set of BIST engines. A set of memory failures may then be identified in the memories based on the results. Next, one or more BIST engines in the set of BIST engines may be instructed to collect diagnostic data for each memory failure. A set of diagnostic data may then be received for the set of memory failures. Next, the set of diagnostic data may be stored in an on-chip data container. The set of diagnostic data may then be provided via a communication channel.Type: GrantFiled: January 29, 2021Date of Patent: December 13, 2022Assignee: Synopsys, Inc.Inventors: Karen Darbinyan, Tatevik Melkumyan, Yervant Zorian
-
Patent number: 11526641Abstract: Some aspects of this disclosure are directed to implementing formal gated clock conversion for field programmable gate array (FPGA) synthesis. For example, some aspects of this disclosure relate to a method, including receiving network representation of a circuit design, determining a gated clock function corresponding to a target component of the network representation, and constructing an edge function based at least in part on the gated clock function. The method further includes performing a minimization of the edge function, and in response to a determination that the minimization of the edge function comprises a first term and a second term, providing a clock enable signal to the target component based on the first term, and providing a clock signal to the target component based on the second term.Type: GrantFiled: August 25, 2021Date of Patent: December 13, 2022Assignee: SYNOPSYS, INC.Inventors: Lisa McIlwain, Fahim Rahim, Guillaume Plassan, Dipti Ranjan Senapati
-
Patent number: 11527991Abstract: A voltage controlled oscillator (VCO) circuitry includes a varactor array. The varactor array includes a first varactor unit including a first varactor, a second varactor, and first switch circuitry. The first varactor is connected to a first node and a second node, and the second varactor is connected to the second node and a third node. The second node receives a voltage control signal. The first switch circuitry is electrically coupled to the first node and the third node, and selectively electrically couples a first voltage signal to the first node and the third node based on a first control signal.Type: GrantFiled: November 22, 2021Date of Patent: December 13, 2022Assignee: Synopsys, Inc.Inventors: Akarsh Joshi, Biman Chattopadhyay
-
Publication number: 20220391477Abstract: A request may be received to use a software on a first project. A first set of values may be extracted for a set of features of the first project. A classifier may be used to classify the first project based on the first set of values. It may be determined whether to grant the request to use the software on the first project based on an output of the classifier.Type: ApplicationFiled: June 3, 2022Publication date: December 8, 2022Applicant: Synopsys, Inc.Inventors: Mathew V. Philip, Joseph R. Walston, Stylianos Diamantidis
-
Patent number: 11520962Abstract: Techniques and systems for determining an output waveform at an output of a complementary metal-oxide-semiconductor (CMOS) logic gate are described. Some embodiments can identify at least one set of inputs of the CMOS logic gate that, when switched together, causes multiple transistors coupled in parallel to simultaneously turn-on and drive the output of the CMOS logic gate. Next, the embodiments can determine a set of current source models that are coupled in parallel to model the CMOS logic gate when the set of inputs of the CMOS logic gate are switched together. The embodiments can then simulate the set of current source models together to determine the output waveform at the output of the CMOS logic gate when the set of inputs of the CMOS logic gate are switched together.Type: GrantFiled: November 29, 2019Date of Patent: December 6, 2022Assignee: Synopsys, Inc.Inventors: Ahmed M. Shebaita, Han Y. Koh, Li Ding
-
Patent number: 11521985Abstract: A method of forming a multitude of vertical NAND memory cells, includes, in part, forming a multitude of insulating materials on a silicon substrate, forming a trench in the insulating materials to expose a surface of the silicon substrate, depositing a layer of polysilicon along the sidewalls of the trench, filling the trench with oxide, forming a metal layer above the trench, and forming a mono-crystalline channel for the NAND memory cells by applying a voltage between the silicon substrate and the metal layer to cause the polysilicon sidewalls to melt. The melted polysilicon sidewalls is enable to recrystallize into the mono-crystalline channel.Type: GrantFiled: December 31, 2020Date of Patent: December 6, 2022Assignee: Synopsys, Inc.Inventors: Salvatore Amoroso, Victor Moroz
-
Patent number: 11514209Abstract: Circuitry and processes are disclosed that use conventional electronic circuits (comprising, for example, phase locked loops, pulse width modulators, phase modulators, digital logic gates, etc.) to enable quantum algorithms. Such circuitry and processes achieve the requirement for non-quantum devices to enable quantum algorithms: the tensor product entanglement of signals representing quantum states. Such circuitry and processes are readily usable by current Electronic Design Automation tools, to design, verify and emulate applications such as fast, very large number factoring for use in decryption. Also, the independent Claims concisely signify embodiments of the claimed inventions.Type: GrantFiled: August 28, 2019Date of Patent: November 29, 2022Assignee: Synopsys, Inc.Inventor: Hugo Miguel Fernandes Ramos
-
Patent number: 11507719Abstract: A system and method for providing formal property verification across circuit design versions is described. In one embodiment, the system receives a first version and a second version of a circuit design. The received first version has a first set of constraints, a first set of next-state functions representing the first version of the circuit design, and a first property that has been verified as true for the first version of the circuit design. The received second version has a second set of constraints, a second set of next-state functions representing the second version of the circuit design, and a second property for the second version of the circuit design. The described embodiments further construct a composite circuit design based on the first set of constraints, the first set of next-state functions, and the first property and further based on the second set of constraints, the second set of next-state functions, and the second property.Type: GrantFiled: February 8, 2021Date of Patent: November 22, 2022Assignee: Synopsys, Inc.Inventors: Sudipta Kundu, Mitesh Jain
-
Publication number: 20220366120Abstract: A method of implementing an automated technology for conducting functional safety (FuSa) diagnostic coverage is provided. The method can include receiving functional safety information that includes failure modes defining wrong values of a signal indicating a factor manifesting an error, receiving an identification of internal safety protected signals and a diagnostic coverage for the FuSa block, performing back tracing of possible paths for an output port of a FuSa block for each failure mode of each safety protected signal, determining an area for each possible path, and determining, based on a diagnostic coverage and area calculated for each of the paths, a diagnostic coverage for each failure mode of the FuSa block.Type: ApplicationFiled: May 13, 2022Publication date: November 17, 2022Applicant: Synopsys, Inc.Inventors: Mehulkumar Kantibhai GOR, Vishal Ramkrishna SHENVI, Shekhar Sharan BHATIYA
-
Patent number: 11501048Abstract: A machine learning model predicts the hardness of unsolved properties. For example, the machine learning model may predict the relative hardness of pairs of properties—i.e., which property in the pair is harder to solve. These hardness predictions may then be used to formulate a priority order for a formal verification process to attempt to solve the unsolved properties. As the formal verification process progresses, it generates results. For example, certain properties may be solved. These results are used to update a training set, which is used to further train the machine learning model. The machine learning model is trained at runtime with incremental fine-tuning as the formal verification process progresses.Type: GrantFiled: July 12, 2018Date of Patent: November 15, 2022Assignee: Synopsys, Inc.Inventors: Arunava Saha, Chuan Jiang, Manish Pandey
-
Patent number: 11501050Abstract: A design for an analog mixed-signal (AMS) circuit is accessed. An assertion for verifying the behavior of an analog signal in the AMS circuit is also accessed. The assertion is expressed in an assertion language for AMS circuits. A processor verifies the assertion against the predicted behavior of the analog signal in the AMS circuit. In various embodiments, the assertion language contains predefined classes for assertions in the temporal domain, for assertions in the frequency domain, and for assertions based on functional dependencies of an output analog signal on an input analog signal.Type: GrantFiled: February 16, 2021Date of Patent: November 15, 2022Assignee: Synopsys, Inc.Inventors: Dmitry Korchemny, Eduard R. Cerny, Ilya Kudryavtsev
-
Patent number: 11494199Abstract: A system and method for knob refinement. A method includes determining an ordered list of knobs organized with respect to impact on the target metric for a system based on a plurality of historical sets of target metric measurements; determining a second system configuration based on the ordered list of knobs and a first set of target metric measurements recorded for the system when the system is configured according to a first system configuration, the system having a plurality of knobs, wherein the second system configuration includes at least one knob of the plurality of knobs that is reconfigured as compared to the first system configuration; and applying one of the first system configuration and the second system configuration, wherein the applied system configuration is determined based on the first set of target metric measurements and a second set of target metric measurements.Type: GrantFiled: March 3, 2021Date of Patent: November 8, 2022Assignee: Synopsys, Inc.Inventors: Tomer Morad, Omer Yehezkely, Tomer Paz, Andrey Gelman, Michael Tseitlin
-
Patent number: 11494539Abstract: The design of Dynamic Random Access Memory (DRAM) pass transistors is provided via generating a first plurality of transistor leakage currents by simulating different dopant configurations in a transistor; generating a second plurality of transistor leakage currents by simulating, for each dopant configuration of the different dopant configurations, a single trap insertion in the transistor; fitting the first and second pluralities of transistor leakage currents with first and second leakage current distributions; combining the first and second leakage current distributions to produce a third leakage current distribution; generating a third plurality of statistically generated leakage currents for a specified trap density for the transistor based on the first leakage current distribution, on the second leakage current distribution and on a specified trap density; and modeling and evaluating a DRAM cell including the transistor based on the third plurality of statistically generated leakage currents.Type: GrantFiled: February 10, 2021Date of Patent: November 8, 2022Assignee: Synopsys, Inc.Inventors: Salvatore Maria Amoroso, Plamen A. Asenov, Jaehyun Lee, Andrew R. Brown, Manuel Aldegunde Rodriguez, Binjie Cheng, Andrew John Pender, David T. Reid
-
Patent number: 11493971Abstract: A method of power test analysis for an integrated circuit design including loading test vectors into a first sequence of flip-flops in scan mode, evaluating the test vectors and saving results of the evaluating in a second sequence of flip-flops in scan mode, reading results out of the second sequence of flip-flops to a scan chain, and calculating power generation based on the results. In one embodiment, the test vectors are received from an automatic test pattern generator.Type: GrantFiled: April 26, 2021Date of Patent: November 8, 2022Assignee: Synopsys, Inc.Inventors: Alexander John Wakefield, Khader Abdel-Hafez
-
Patent number: 11491648Abstract: A linear motion actuation system and method of using the same may be utilized for installing or removing a server blade within a server rack, via a linear motion assembly fastened to a server blade and configured for linear motion with the server blade; a bracket fastened to a server rack; and at least one linear motion actuator comprising: a first component secured with the linear motion assembly; and a second component movably secured with the first component and secured with the bracket. The second component is configured for at least substantially linear movement relative to first component, and the at least one linear motion actuator is configured to, upon receipt of a signal from a controller, move the second component in an at least substantially linear direction relative to the first component to move the server blade relative to the server rack.Type: GrantFiled: January 14, 2020Date of Patent: November 8, 2022Assignee: Synopsys, Inc.Inventor: Chih I. Wu
-
Publication number: 20220350950Abstract: A method includes obtaining a target integrated circuit (IC) layout, accessing a repository, identifying a device within the target IC layout by matching an area of the target IC layout to a source pattern, and replacing at least a portion of the area of the target IC layout with a replacement pattern. The repository stores the source pattern for the device and the replacement pattern corresponding to the source pattern.Type: ApplicationFiled: May 2, 2022Publication date: November 3, 2022Applicant: Synopsys, Inc.Inventors: Soo Han CHOI, Anil KARANAM, Elango VELAYUTHAM, Yuli XUE
-
Patent number: 11487930Abstract: Pattern matching using anchors during integrated circuit (IC) verification is disclosed. According to one embodiment, a method includes obtaining match time estimates associated with pattern anchors of different anchor types for an IC pattern, generating revised match time estimates based on a target IC layout, and then selecting the pattern anchor associated with the shortest revised match time estimate. Then, target anchors of the same anchor type as the selected pattern anchor are generated for the target IC layout, and the target IC layout is searched for the IC pattern using the selected pattern anchor and the target anchors.Type: GrantFiled: October 30, 2020Date of Patent: November 1, 2022Assignee: Synopsys, Inc.Inventors: Chen Gao, Yuli Xue, Tony Tan, Weiping Fang