Patents Assigned to VIA Technologies, Inc.
  • Patent number: 10783032
    Abstract: A non-volatile memory apparatus includes an error checking and correcting (ECC) decoding circuit, a main buffer circuit, a multiplexer, and an interface circuit. The ECC decoding circuit decodes an original codeword to obtain a decoded codeword. The main buffer circuit is coupled to the ECC decoding circuit for receiving and storing a first data portion of the decoded codeword. The multiplexer's first input end is coupled to the output end of the main buffer circuit. The second input end of the multiplexer is coupled to the output end of the ECC decoding circuit. The interface circuit is coupled to the output end of the multiplexer and receives the first data portion from the multiplexer to provide the first data portion to a host.
    Type: Grant
    Filed: July 27, 2017
    Date of Patent: September 22, 2020
    Assignee: VIA Technologies, Inc.
    Inventors: Yi-Lin Lai, Chen-Te Chen, Ying-Che Chung
  • Patent number: 10733107
    Abstract: A non-volatile memory (NVM) apparatus and an address classification method thereof are provided. The NVM apparatus includes a NVM and a controller. The controller accesses the NVM in accordance with a write command of a host. The controller may perform the address classification method. The address classification method includes: providing a data look-up table, wherein the data look-up table includes a plurality of data entries, each of the data entries includes a logical address information, a counter value and a timer value; searching the data look-up table based on the logical address of the write command in order to obtain a corresponding counter value and a corresponding timer value; and determining whether the logical address of the write command is a hot data address based on the corresponding counter value and the corresponding timer value.
    Type: Grant
    Filed: October 7, 2016
    Date of Patent: August 4, 2020
    Assignee: VIA Technologies, Inc.
    Inventors: Ying-Yu Tai, Jiangli Zhu, Jiin Lai
  • Patent number: 10701061
    Abstract: The invention introduces a method for blocking unauthorized applications, at least containing: receiving an input parameter from an application; determining whether the application is authenticated by inspecting content of the input parameter; randomly generating a session key, storing the session key in a file and storing the file in a path that can be accessed by a motherboard support service and the application only when the application is authenticated; and replying with the path and a filename of the file to the application.
    Type: Grant
    Filed: September 18, 2017
    Date of Patent: June 30, 2020
    Assignee: VIA TECHNOLOGIES, INC.
    Inventors: Guanghui Wu, Jinglin Liu
  • Patent number: 10657076
    Abstract: An electronic apparatus and a method of extending peripheral devices are provided. The electronic apparatus includes: a controller; and a plurality of peripheral devices electrically connected to the controller, wherein the plurality of peripheral devices include a plurality of video graphics array display cards, wherein in an initialization phase of the electronic apparatus, the controller allocates input/output resources to a first portion of the video graphics array display cards and does not allocate the input/output resources to a second portion of the video graphics array display cards, wherein the first portion of the video graphics array display cards allocated with the input/output resources is used to display an image in the initialization phase.
    Type: Grant
    Filed: April 3, 2019
    Date of Patent: May 19, 2020
    Assignee: VIA Technologies, Inc.
    Inventors: Kuan-Jui Ho, Yi-Hsiang Wang
  • Patent number: 10649513
    Abstract: An energy regulation circuit including a first voltage regulator, a processor, a second voltage regulator, and a controller is provided. The first voltage regulator adjusts an input voltage to generate an adjustment voltage. The processor increases the adjustment voltage according to the input voltage to generate a boost voltage. An energy accumulator is charged according to the boost voltage. The second voltage regulator adjusts the boost voltage to generate an operation voltage. The controller operates according to the operation voltage.
    Type: Grant
    Filed: July 12, 2017
    Date of Patent: May 12, 2020
    Assignee: VIA TECHNOLOGIES, INC.
    Inventor: Tze-Shiang Wang
  • Patent number: 10643302
    Abstract: A method and an apparatus for generating 3D panoramic video are provided. In the method, plural frames are captured from a panoramic video. Each frame is transformed into a polyhedral mapping projection comprising side planes, a top plane and a bottom plane. Displacements of pixels in the side planes are calculated by using the side planes of each frame, and displacements of pixels in the top plane and the bottom plane are calculated by using the displacements of the side planes. Then, the pixels in the side planes, the top plane and the bottom plane of each frame are shifted according the displacements of the polyhedral mapping projection to generate a shifted polyhedral mapping projection. The shifted polyhedral mapping projection is transformed into a shifted frame with 2D space format. The shifted frames and corresponding frames construct 3D images and the 3D images are encoded into a 3D panoramic video.
    Type: Grant
    Filed: June 13, 2018
    Date of Patent: May 5, 2020
    Assignee: VIA Technologies, Inc.
    Inventor: Robin J. Cheng
  • Patent number: 10635453
    Abstract: A microprocessor includes a plurality of processing cores and a configuration register configured to indicate whether each of the plurality of processing cores is enabled or disabled. Each enabled one of the plurality of processing cores is configured to read the configuration register in a first instance to determine which of the plurality of processing cores is enabled or disabled and generate a respective configuration-related value based on the read of the configuration register in the first instance. The configuration register is updated to indicate that a previously enabled one of the plurality of processing cores is disabled. Each enabled one of the plurality of processing cores is configured to read the configuration register in a second instance to determine which of the plurality of processing cores is enabled or disabled and generate the respective configuration-related value based on the read of the configuration register in the second instance.
    Type: Grant
    Filed: November 29, 2018
    Date of Patent: April 28, 2020
    Assignee: VIA TECHNOLOGIES, INC.
    Inventors: G. Glenn Henry, Terry Parks, Darius D. Gaskins
  • Patent number: 10635859
    Abstract: A natural language recognizing apparatus including an input device, a processing device and a storage device is provided. The input device is configured to provide a natural language data. The storage device is configured to store a plurality of program modules. The program modules include a grammar analysis module. The processing device executes the grammar analysis module to analyze the natural language data through a formal grammar model, and generate a plurality of string data. When at least one of the string data conforms to a preset grammar condition, the processing device judges the at least one of the string data is an intention data, and the processing device outputs a corresponding response signal according to the intention data. In addition, a natural language recognizing method is also provided.
    Type: Grant
    Filed: January 11, 2018
    Date of Patent: April 28, 2020
    Assignee: VIA Technologies, Inc.
    Inventors: Guo-Feng Zhang, Jing-Jing Guo
  • Patent number: 10613812
    Abstract: A system, a control apparatus and a control method for distributed video display are provided. The system includes an image source device configured to provide image data, a plurality of displays, a plurality of display chips respectively coupled to the displays and connected with the video source device through a network, and a control apparatus connected with the image source device and the display chips through the network and configured to transmit a playback signal to each of the display chips to control the display chips to receive the image data from the image source device and convert the received image data into display frames capable of being played by the displays.
    Type: Grant
    Filed: July 19, 2017
    Date of Patent: April 7, 2020
    Assignee: VIA Technologies, Inc.
    Inventor: Steve Shu Liu
  • Publication number: 20200097423
    Abstract: An architecture of a multi-core electronic system is provided. The architecture includes a plurality of first computing cores, a first ring bus, a direct memory access (DMA) engine, and a DMA ring controller. The first computing cores are connected to the first ring bus. The DMA ring controller connects the DMA engine to the first ring bus. The first computing cores communicate with the DMA engine through the first ring bus and make the DMA engine perform a memory operation.
    Type: Application
    Filed: December 22, 2018
    Publication date: March 26, 2020
    Applicant: VIA Technologies, Inc.
    Inventor: Wen-Pin Chiang
  • Patent number: 10602273
    Abstract: An audio playing apparatus and an audio transmission circuit are provided. The audio playing apparatus includes a first audio connector, a second audio connector, a player, and an audio transmission circuit. The second audio connector has a different interface specification than an interface specification of the first audio connector. The audio transmission circuit is coupled to the first audio connector, the second audio connector and the player. The audio transmission circuit detects a power pin of the first audio connector and a power pin of the second audio connector to obtain a determination result, and selects one of the first audio connector and the second audio connector as a target connector according to the determination result, so as to transmit an audio signal associated with the target connector to the player.
    Type: Grant
    Filed: October 3, 2018
    Date of Patent: March 24, 2020
    Assignee: VIA Technologies, Inc.
    Inventor: Wen-Chi Chen
  • Publication number: 20200068306
    Abstract: An audio playing apparatus and an audio transmission circuit are provided. The audio playing apparatus includes a first audio connector, a second audio connector, a player, and an audio transmission circuit. The second audio connector has a different interface specification than an interface specification of the first audio connector. The audio transmission circuit is coupled to the first audio connector, the second audio connector and the player. The audio transmission circuit detects a power pin of the first audio connector and a power pin of the second audio connector to obtain a determination result, and selects one of the first audio connector and the second audio connector as a target connector according to the determination result, so as to transmit an audio signal associated with the target connector to the player.
    Type: Application
    Filed: October 3, 2018
    Publication date: February 27, 2020
    Applicant: VIA Technologies, Inc.
    Inventor: Wen-Chi Chen
  • Patent number: 10573614
    Abstract: A process for fabricating a circuit substrate is provided. A dielectric layer is formed to cover a surface of a circuit stack and a patterned conductive layer, and has bonding openings exposing bonding segments of traces of the patterned conductive layer, and has plating openings exposing plating segments of the traces. A plating seed layer is formed to cover the surface of the circuit stack, the bonding segments, the plating segments, and the dielectric layer. A mask is formed to cover the plating layer and has mask openings exposing portions of the plating seed layer on the bonding segments. Portions of the plating seed layer on the bonding segments are removed with use of the mask as an etching mask. A thickening conductive layer is plated on each of the bonding segments with use of the mask as a plating mask. The mask and the plating seed layer are removed.
    Type: Grant
    Filed: September 5, 2018
    Date of Patent: February 25, 2020
    Assignee: VIA Technologies, Inc.
    Inventor: Chen-Yueh Kung
  • Patent number: 10575053
    Abstract: A system, a method, and a control server for media display on a video wall are provided. The system includes a media server, a plurality of transcode servers, a video wall, and a control server connected through a network. The media server provides a media file. The control server determines cutting parameters used to cut a medium recorded in the media file into video data suitable for display on each of a plurality of displays according to configuration information of the displays in the video wall to generate a plurality of transcode tasks including the cutting parameters, and sequentially assigns the transcode tasks to the transcode servers to perform transcoding. The media server collects transcode result files uploaded by each of the transcode servers and provides the same for a player of the corresponding display to read and display on the display.
    Type: Grant
    Filed: October 17, 2018
    Date of Patent: February 25, 2020
    Assignee: VIA Technologies, Inc.
    Inventors: Nan Qin, Peng Jin
  • Patent number: 10514920
    Abstract: A processor includes a processing core that detects a predetermined program is running on the processor and looks up a prefetch trait associated with the predetermined program running on the processor, wherein the prefetch trait is either exclusive or shared. The processor also includes a hardware data prefetcher that performs hardware prefetches for the predetermined program using the prefetch trait. Alternatively, the processing core loads each of one or more range registers of the processor with a respective address range in response to detecting that the predetermined program is running on the processor. Each of the one or more address ranges has an associated prefetch trait, wherein the prefetch trait is either exclusive or shared. The hardware data prefetcher performs hardware prefetches for the predetermined program using the prefetch traits associated with the address ranges loaded into the range registers.
    Type: Grant
    Filed: February 18, 2015
    Date of Patent: December 24, 2019
    Assignee: VIA TECHNOLOGIES, INC.
    Inventors: Rodney E. Hooker, Albert J. Loper, John Michael Greer
  • Patent number: 10509571
    Abstract: A storage device includes a flash memory array and a controller. The flash memory array includes a plurality of blocks. The first block among the blocks has a minimal erase count in the blocks. When determining that a difference between an average erase count of the blocks and the minimal erase count exceeds a cold-data threshold, the controller selects the first block to be a source block. When a data migration of a data-moving process is executed, the controller moves the data of the source block to a target block.
    Type: Grant
    Filed: April 18, 2018
    Date of Patent: December 17, 2019
    Assignee: VIA TECHNOLOGIES, INC.
    Inventors: Zhongyi Gao, Xiaoyu Yang
  • Patent number: 10496147
    Abstract: An energy regulation circuit is provided. A first voltage regulator adjusts an input voltage to generate an adjustment voltage. A first energy storage is charged according to the input voltage or the adjustment voltage. A first switch is coupled to the first energy storage. A second energy storage is coupled to the first switch. When the first switch is turned on, the second energy storage is coupled to the first energy storage in parallel. When the first switch is turned off, a second voltage regulator generates an operation voltage according to the voltage stored in the first energy storage. When the first switch is turned on, the second voltage regulator generates the operation voltage according to the voltages stored in the first and second energy storages. A controller operates according to the operation voltage.
    Type: Grant
    Filed: July 12, 2017
    Date of Patent: December 3, 2019
    Assignee: VIA TECHNOLOGIES, INC.
    Inventors: Tze-Shiang Wang, Chih-Wen Chu
  • Patent number: D867426
    Type: Grant
    Filed: April 17, 2017
    Date of Patent: November 19, 2019
    Assignee: VIA TECHNOLOGIES, INC.
    Inventor: Chih-Wei Huang
  • Patent number: D875809
    Type: Grant
    Filed: March 6, 2018
    Date of Patent: February 18, 2020
    Assignee: VIA TECHNOLOGIES, INC.
    Inventor: Chih-Wei Huang
  • Patent number: D885369
    Type: Grant
    Filed: August 27, 2018
    Date of Patent: May 26, 2020
    Assignee: VIA Technologies, Inc.
    Inventor: Wen-Chi Chen