Patents Examined by Ahmed Sefer
-
Patent number: 8916955Abstract: The present disclosure relates to a layout arrangement and method to minimize the area overhead associated with a transition between a semiconductor device array and background features. A nearly buffer zone free layout methodology is proposed, wherein an array of square unit cells with a first pattern density value is surrounded by background features with a second pattern density value. A difference between the first pattern density value and second pattern density value results in a density gradient at an edge of the array. Unit cells on the edge of the array which are impacted by a shape tolerance stress resulting from the density gradient are identified and reconfigured from a square shape aspect ratio to a rectangular shape aspect ratio with along axis of the unit cell oriented in a direction parallel to the variation induced shape tolerance stress to alleviate the variation.Type: GrantFiled: January 21, 2013Date of Patent: December 23, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yung-Chow Peng, Jaw-Juinn Horng, Szu-Lin Liu, Po-Zeng Kang
-
Patent number: 8890251Abstract: A semiconductor device includes a substrate, and a gate line, located over the substrate, which includes a first conductive layer and one or more second conductive pattern layers located in the first conductive layer. The second conductive pattern layer comprises a metal layer to thus reduce resistance of a gate line.Type: GrantFiled: August 29, 2012Date of Patent: November 18, 2014Assignee: SK Hynix Inc.Inventors: Ki Hong Lee, Seung Ho Pyi, Il Young Kwon
-
Patent number: 8878315Abstract: A MEMS structure and methods of manufacture. The method includes forming a sacrificial metal layer at a same level as a wiring layer, in a first dielectric material. The method further includes forming a metal switch at a same level as another wiring layer, in a second dielectric material. The method further includes providing at least one vent to expose the sacrificial metal layer. The method further includes removing the sacrificial metal layer to form a planar cavity, suspending the metal switch. The method further includes capping the at least one vent to hermetically seal the planar cavity.Type: GrantFiled: February 15, 2013Date of Patent: November 4, 2014Assignee: International Business Machines CorporationInventors: Felix P. Anderson, Thomas L. McDevitt, Anthony K. Stamper
-
Patent number: 8865528Abstract: A thin film transistor array panel includes a gate line, a gate insulating layer that covers the gate line, a semiconductor layer that is disposed on the gate insulating layer, a data line and drain electrode that are disposed on the semiconductor layer, a passivation layer that covers the data line and drain electrode and has a contact hole that exposes a portion of the drain electrode, and a pixel electrode that is electrically connected to the drain electrode through the contact hole. The data line and drain electrode each have a double layer that includes a lower layer of titanium and an upper layer of copper, and the lower layer is wider than the upper layer, and the lower layer has a region that is exposed. The gate insulating layer may have a step shape.Type: GrantFiled: July 27, 2010Date of Patent: October 21, 2014Assignee: Samsung Display Co., Ltd.Inventors: Jean-Ho Song, Shin-Il Choi, Sun-Young Hong, Shi-Yul Kim, Ki-Yeup Lee, Jae-Hyoung Youn, Sung-Ryul Kim, O-Sung Seo, Yang-Ho Bae, Jong-Hyun Choung, Dong-Ju Yang, Bong-Kyun Kim, Hwa-Yeul Oh, Pil-Soon Hong, Byeong-Beom Kim, Je-Hyeong Park, Yu-Gwang Jeong, Jong-In Kim, Nam-Seok Suh
-
Patent number: 8853819Abstract: The present invention relates to a semiconductor structure having an integrated passive network and a method for making the same. The semiconductor structure includes a substrate which can be an interposer. The substrate can include a plurality of conductive vias. In various embodiments, the substrate includes a dielectric layer disposed thereon, the dielectric layer having an opening forming a straight hole allowing electrical connection between the passive network and the conductive via. The passive network includes a series of patterned dielectric and conductive layers, forming passive electronic components. In an embodiment, the passive device includes a common resistor coupled to a pair of inductors, each of the inductors coupled to a capacitor. In another embodiment, the passive device includes a resistor and an inductor electrically connected to each other, a bottom surface of the inductor coplanar with a bottom surface of the resistor.Type: GrantFiled: December 27, 2011Date of Patent: October 7, 2014Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chien-Hua Chen, Teck-Chong Lee, Hsu-Chiang Shih, Meng-Wei Hsieh
-
Patent number: 8779540Abstract: Light sensor devices are described that have a glass substrate, which includes a lens to focus light over a wide variety of angles, bonded to the light sensor device. In one or more implementations, the light sensor devices include a substrate having a photodetector formed therein. The photodetector is capable of detecting light and providing a signal in response thereto. The sensors also include one or more color filters disposed over the photodetector. The color filters are configured to pass light in a limited spectrum of wavelengths to the photodetector. A glass substrate is disposed over the substrate and includes a lens that is configured to collimate light incident on the lens and to pass the collimated light to the color filter.Type: GrantFiled: December 27, 2011Date of Patent: July 15, 2014Assignee: Maxim Integrated Products, Inc.Inventors: Nicole D. Kerness, Arkadii V. Samoilov, Zhihai Wang, Joy T. Jones
-
Patent number: 8766464Abstract: An integrated circuit device includes a first pad group connected to a first memory pad group arranged along a first chip side of a chip of an image memory stacked on the integrated circuit device, a second pad group connected to a second memory pad group arranged along a third chip side, a control section which controls display of an electro-optical device, and a third pad group from which a data signal and a control signal for display control. The first pad group is arranged along a first side of the integrated circuit device, wherein the second pad group is arranged along a third side facing the first side, and wherein the third pad group is arranged along a second side which intersects with the first side and the third side.Type: GrantFiled: March 24, 2010Date of Patent: July 1, 2014Assignee: Seiko Epson CorporationInventor: Hideki Ogawa
-
Patent number: 8749007Abstract: A light sensor is described that includes a glass substrate having a diffuser formed therein and at least one color filter integrated on-chip (i.e., integrated on the die of the light sensor). In one or more implementations, the light sensor comprises a semiconductor device (e.g., a die) that includes a semiconductor substrate. At least one photodetector (e.g., photodiode, phototransistor, etc.) is formed in the substrate proximate to the surface of the substrate. The color filter is configured to filter light received by the light sensor to pass light in a limited spectrum of wavelengths (e.g., light having wavelengths between a first wavelength and a second wavelength) to the photodetector. A glass substrate is positioned over the substrate and includes a diffuser. The diffuser is configured to diffuse light incident on the diffuser and to pass the diffused light to the at least one color filter for further filtering.Type: GrantFiled: December 27, 2011Date of Patent: June 10, 2014Assignee: Maxim Integrated Products, Inc.Inventors: Nicole D. Kerness, Arkadii V. Samoilov, Zhihai Wang, Joy T. Jones
-
Patent number: 8716779Abstract: A flash memory device includes an active region, drain contacts, a source contact line, and source contacts. The active regions are formed on a substrate extend at least from a source region to a drain region of the substrate. The drain contacts are formed over the active regions in the drain region. The source contact line is formed in the source region of the semiconductor substrate. The source contact line intersects the active regions and is continuously line-shaped. The source contact line includes source contacts formed at locations where the source contact line and the active regions intersect. The source contacts are zigzag-shaped and are separated from corresponding drain contacts by a given distance.Type: GrantFiled: December 29, 2009Date of Patent: May 6, 2014Assignee: Hynix Semiconductor Inc.Inventors: Mi Hye Kim, Dong Sook Chang
-
Patent number: 8680656Abstract: In accordance with the present invention, there is provided multiple embodiments of a concentrated photovoltaic receiver package or module. In each embodiment of the present invention, the module comprises a leadframe including a first section and a second section disposed in spaced relation to each other. Mounted to the first section of the leadframe is a receiver die. The receiver die is electrically connected to both the first and second sections of the leadframe. In one embodiment of the present invention, the receiver die is electrically connected to the second section of the leadframe by a plurality of conductive wires. In another embodiment of the present invention, the receiver die is electrically connected to the second section of the leadframe by a conductive bonding material. Portions of the leadframe may optionally be covered by a molded body which can be used to define an alignment feature for a light concentrating device such as a light guide or optical rod.Type: GrantFiled: January 5, 2009Date of Patent: March 25, 2014Assignee: Amkor Technology, Inc.Inventors: Bob Shih Wei Kuo, John Merrill Nickelsen, Jr., Timothy L. Olson
-
Patent number: 8669563Abstract: Light emitting devices include an active region of semiconductor material and a first contact on the active region. The first contact is configured such that photons emitted by the active region pass through the first contact. A photon absorbing wire bond pad is provided on the first contact. The wire bond pad has an area less than the area of the first contact. A reflective structure is disposed between the first contact and the wire bond pad such that the reflective structure has substantially the same area as the wire bond pad. A second contact is provided opposite the active region from the first contact. The reflective structure may be disposed only between the first contact and the wire bond pad. Methods of fabricating such devices are also provided.Type: GrantFiled: June 2, 2009Date of Patent: March 11, 2014Assignee: Cree, Inc.Inventors: Kevin Haberern, Michael John Bergmann, Van Mieczkowski, David Todd Emerson
-
Patent number: 8592821Abstract: It is an object of the present invention to provide an organic transistor having a low drive voltage. It is also another object of the present invention to provide an organic transistor, in which light emission can be obtained, which can be manufactured simply and easily. According to an organic light-emitting transistor, a composite layer containing an organic compound having a hole-transporting property and a metal oxide is used as part of the electrode that injects holes among source and drain electrodes, and a composite layer containing an organic compound having an electron-transporting property and an alkaline metal or an alkaline earth metal is used as part of the electrode that injects electrons, where either composite layer has a structure of being in contact with an organic semiconductor layer.Type: GrantFiled: April 16, 2012Date of Patent: November 26, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shinobu Furukawa, Ryota Imahayashi
-
Patent number: 8564014Abstract: An AlGaN composition is provided comprising a group III-Nitride active region layer, for use in an active region of a UV light emitting device, wherein light-generation occurs through radiative recombination of carriers in nanometer scale size, compositionally inhomogeneous regions having band-gap energy less than the surrounding material. Further, a semiconductor UV light emitting device having an active region layer comprised of the AlGaN composition above is provided, as well as a method of producing the AlGaN composition and semiconductor UV light emitting device, involving molecular beam epitaxy.Type: GrantFiled: July 12, 2010Date of Patent: October 22, 2013Assignee: The United States of America as represented by the Secretary of the ArmyInventors: Anand Venktesh Sampath, Charles J. Collins, Gregory Alan Garrett, H. Paul Shen, Michael Wraback
-
Patent number: 8552466Abstract: A photodiode element includes a first layer of a first diffusion type and a second layer. The second layer defines a charge-collecting area. The charge-collecting area includes an active region of a second diffusion type and an inactive region. The active region surrounds the inactive region. The photodiode element also includes an intrinsic semiconductor layer between the first layer and the second layer.Type: GrantFiled: May 4, 2009Date of Patent: October 8, 2013Assignee: General Electric CompanyInventors: Abdelaziz Ikhlef, Wen Li, Jeffrey Alan Kautzer
-
Patent number: 8497492Abstract: A variable resistive element comprising a configuration that an area of an electrically contributing region of a variable resistor body is finer than that constrained by an upper electrode or a lower electrode and its manufacturing method are provided. A bump electrode material is formed on a lower electrode arranged on a base substrate. The bump electrode material is contacted to a variable resistor body at a surface different from a contact surface to the lower electrode. The variable resistor body is contacted to an upper electrode at a surface different from a contact surface to the bump electrode material. Thus, a cross point region between the bump electrode material (the variable resistor body) and the upper electrode becomes an electrically contributing region of the variable resistor body, and then an area thereof can be reduced compared with that of the region regarding the conventional variable resistive element.Type: GrantFiled: February 23, 2007Date of Patent: July 30, 2013Assignee: Xenogenic Development Limited Liability CompanyInventors: Yasunari Hosoi, Kazuya Ishihara, Takahiro Shibuya, Tetsuya Ohnishi, Takashi Nakano
-
Patent number: 8486734Abstract: An alternating current light-emitting device includes a substrate, a plurality of microdie light-emitting elements formed on the substrate, a rectifying element-dedicated member formed on a surface of a portion of microdie light-emitting elements, a rectifying unit formed on the rectifying element-dedicated member and provided with at least four rectifying elements forming a Wheatstone bridge circuit, and an electrically conductive structure electrically connecting the rectifying elements and the microdie light-emitting elements. With the rectifying unit being formed on the rectifying element-dedicated member, the rectifying elements are highly tolerant of reverse bias and feature low starting forward bias. Also, the present invention provides a method for fabricating an alternating current light-emitting device.Type: GrantFiled: November 15, 2010Date of Patent: July 16, 2013Assignee: Epistar CorporationInventors: His-Hsuan Yen, Wen-Yung Yeh
-
Patent number: 8471272Abstract: A plurality of rectangle semiconductor substrates are attached to a single mother glass substrate. A pixel structure is determined so that even if a gap or a an overlapping portion is generated in a boundary between a plurality of semiconductor substrates, a single-crystal semiconductor layer does not overlap with the gap or the overlapping portion. Two TFTs are located in a first unit cell including the first light emitting element, four TFTs are located in a second unit cell including the second light emitting element, and no TFT is located in a third unit cell including the third light emitting element. A boundary line is between the third unit cell and a fourth unit cell.Type: GrantFiled: September 8, 2010Date of Patent: June 25, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Shunpei Yamazaki
-
Patent number: 8411230Abstract: A polarizer is provided comprising a subwavelength optical microstructure wherein the microstructure is partially covered with a light-transmissive inhibiting surface for polarizing light. The inhibiting surface can include a reflective surface, such as a metalized coating. The subwavelength optical microstructure can include moth-eye structures, linear prisms, or modified structures thereof A polarizing structure is further provided comprising a plurality of moth-eye structures stacked on one another for polarizing light.Type: GrantFiled: September 19, 2011Date of Patent: April 2, 2013Assignee: Orafol Americas Inc.Inventors: Robert B. Nilsen, Patrick W. Mullen, Michael J. Hanrahan, Edward D. Phillips
-
Patent number: 8309976Abstract: A light emission device manufactured by a method of forming a curved surface having a radius of curvature to the upper end of an insulator 19, exposing a portion of the first electrode 18c to form an inclined surface in accordance with the curved surface, and applying etching so as to expose the first electrode 18b in a region to form a light emission region, in which emitted light from the layer containing the organic compound 20 is reflected on the inclined surface of the first electrode 18c to increase the total take-out amount of light in the direction of an arrow shown in FIG.Type: GrantFiled: February 25, 2011Date of Patent: November 13, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Takeshi Noda, Yoshinari Higaki
-
Patent number: 8217473Abstract: A micro electro-mechanical system (MEMS) device includes an electrical wafer, a mechanical wafer, a plasma treated oxide seal bonding the electrical wafer to the mechanical wafer, and an electrical interconnect between the electrical wafer and the mechanical wafer.Type: GrantFiled: July 29, 2005Date of Patent: July 10, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: Chien-Hua Chen, John Bamber, Henry Kang