Patents Examined by Alexander Belousov
-
Patent number: 11822099Abstract: An array imaging module includes a molded photosensitive assembly which includes a supporting member, at least a circuit board, at least two photosensitive units, at least two lead wires, and a mold sealer. The photosensitive units are coupled at the chip coupling area of the circuit board. The lead wires are electrically connected the photosensitive units at the chip coupling area of the circuit board. The mold sealer includes a main mold body and has two optical windows. When the main mold body is formed, the lead wires, the circuit board and the photosensitive units are sealed and molded by the main mold body of the mold sealer, such that after the main mold body is formed, the main mold body and at least a portion of the circuit board are integrally formed together at a position that the photosensitive units are aligned with the optical windows respectively.Type: GrantFiled: December 7, 2020Date of Patent: November 21, 2023Assignee: NINGBO SUNNY OPOTECH CO., LTD.Inventors: Mingzhu Wang, Bojie Zhao, Takehiko Tanaka, Nan Guo, Zhenyu Chen, Heng Jiang, Zhongyu Luan, Fengsheng Xi, Feifan Chen, Liang Ding
-
Patent number: 11810936Abstract: A pixel array may include air gap reflection structures under a photodiode of a pixel sensor to reflect photons that would otherwise partially refract or scatter through a bottom surface of a photodiode. The air gap reflection structures may reflect photons upward toward the photodiode so that the photons may be absorbed by the photodiode. This may increase the quantity of photons absorbed by the photodiode, which may increase the quantum efficiency of the pixel sensor and the pixel array.Type: GrantFiled: November 20, 2020Date of Patent: November 7, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: ChunHao Lin, Feng-Chien Hsieh, Yun-Wei Cheng, Kuo-Cheng Lee
-
Patent number: 11810920Abstract: An integrated circuit includes a first standard cell including a first p-type transistor, a first n-type transistor, a first gate stack intersecting first and second active regions, first extended source/drain contacts on a first side of the first gate stack, a first normal source/drain contact on a second side of the first gate stack, a first gate via connected to the first gate stack, and a first source/drain via connected to the first normal source/drain contact, a second standard cell adjacent the first standard cell and including a second p-type transistor, a second n-type transistor, a second gate stack intersecting the first and second active regions, and a second gate via connected to the second gate stack, an input wiring connected to the first gate via, and an output wiring at a same level as the input wiring to connect the first source/drain via and the second gate via.Type: GrantFiled: September 21, 2020Date of Patent: November 7, 2023Inventors: Ji Su Yu, Jae-Ho Park, Sanghoon Baek, Hyeon Gyu You, Seung Young Lee, Seung Man Lim
-
Patent number: 11810933Abstract: A method for fabricating an image sensor device is provided. The method includes forming a plurality of photosensitive pixels in a substrate; depositing a dielectric layer over the substrate; etching the dielectric layer, resulting in a first trench in the dielectric layer and laterally surrounding the photosensitive pixels; and forming a light blocking structure in the first trench, such that the light blocking structure laterally surrounds the photosensitive pixels.Type: GrantFiled: September 2, 2020Date of Patent: November 7, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Feng-Chien Hsieh, Yun-Wei Cheng, Wei-Li Hu, Kuo-Cheng Lee, Ying-Hao Chen
-
Patent number: 11798804Abstract: A method and apparatus for material deposition onto a sample to form a protective layer composed of at least two materials that have been formulated and arranged according to the material properties of the sample.Type: GrantFiled: December 9, 2020Date of Patent: October 24, 2023Assignee: FEI CompanyInventors: Brian Roberts Routh, Thomas G. Miller, Chad Rue, Noel Thomas Franco
-
Patent number: 11791367Abstract: A semiconductor device and a method of fabricating thereof are disclosed. The method of fabricating a semiconductor device includes: forming a trench fill structure in a substrate in a pixel area; covering a buffer dielectric layer over a surface of the substrate in the pixel area, the buffer dielectric layer burying the trench fill structure; etching the buffer dielectric layer to form a first opening, which exposes at least a portion of the substrate surrounding sidewalls of a top of the trench fill structure and/or at least a portion of the top of the trench fill structure; and forming a metal grid layer on the buffer dielectric layer, wherein the metal grid layer fills the first opening and is electrically connected to the exposed portion of the substrate and/or the exposed portion of the trench fill structure.Type: GrantFiled: December 17, 2019Date of Patent: October 17, 2023Assignee: WUHAN XINXIN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Fan Yang, Sheng Hu
-
Patent number: 11784204Abstract: The present disclosure relates to an image sensor comprising a substrate. A photodetector is in the substrate. A trench is in the substrate and is defined by sidewalls and an upper surface of the substrate. A first isolation layer extends along the sidewalls and the upper surface of the substrate that define the trench. The first isolation layer comprises a first dielectric material. A second isolation layer is over the first isolation layer. The second isolation layer lines the first isolation layer. The second isolation layer comprises a second dielectric material. A third isolation layer is over the second isolation layer. The third isolation layer fills the trench and lines the second isolation layer. The third isolation layer comprises a third material. A ratio of a first thickness of the first isolation layer to a second thickness of the second isolation layer is about 0.17 to 0.38.Type: GrantFiled: October 19, 2020Date of Patent: October 10, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Min-Ying Tsai, Cheng-Te Lee, Rei-Lin Chu, Ching I Li, Chung-Yi Yu
-
Patent number: 11773486Abstract: Herein disclosed are systems and methods related to solid source chemical sublimator vessels and corresponding deposition modules. The solid source chemical sublimator can include a housing configured to hold solid chemical reactant therein. A lid may be disposed on a proximal portion of the housing. The lid can include a fluid inlet and a fluid outlet and define a serpentine flow path within a distal portion of the lid. The lid can be adapted to allow gas flow within the flow path. The solid source chemical sublimator can include a filter that is disposed between the serpentine flow path and the distal portion of the housing. The filter can have a porosity configured to restrict a passage of a solid chemical reactant therethrough.Type: GrantFiled: February 1, 2023Date of Patent: October 3, 2023Assignee: ASM IP Holding B.V.Inventors: Eric James Shero, Carl Louis White, Mohith E. Verghese, Kyle Fondurulia, Timothy James Sullivan
-
Patent number: 11769780Abstract: An image sensor with stress adjusting layers and a method of fabrication the image sensor are disclosed. The image sensor includes a substrate with a front side surface and a back side surface opposite to the front side surface, an anti-reflective coating (ARC) layer disposed on the back side surface of the substrate, a dielectric layer disposed on the ARC layer, a metal layer disposed on the dielectric layer, and a stress adjusting layer disposed on the metal layer. The stress adjusting layer includes a silicon-rich oxide layer. The concentration profiles of silicon and oxygen atoms in the stress adjusting layer are non-overlapping and different from each other. The image sensor further includes oxide grid structure disposed on the stress adjusting layer.Type: GrantFiled: July 23, 2020Date of Patent: September 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Feng-Chien Hsieh, Kuo-Cheng Lee, Ying-Hao Chen, Yun-Wei Cheng
-
Patent number: 11747209Abstract: A system and method for thermally calibrating semiconductor process chambers is disclosed. In various embodiments, a first non-contact temperature sensor can be calibrated to obtain a first reading with the semiconductor process chamber. The first reading can be representative of a first temperature at a first location. The first non-contact temperature sensor can be used to obtain a second reading representative of a second temperature of an external thermal radiation source. The second temperature of the external thermal radiation source can be adjusted to a first temperature setting of the external radiation source such that the second reading substantially matches the first reading. Additional non-contact temperature sensor(s) can be directed at the external thermal radiation source and can be adjusted such that the reading(s) of the additional non-contact sensors are calibrated and matched to one another.Type: GrantFiled: July 8, 2020Date of Patent: September 5, 2023Assignee: ASM IP Holding, B.V.Inventors: Yen Lin Leow, Caleb Koy Miskin, Hyeongeu Kim
-
Patent number: 11737154Abstract: A patch on interposer (PoINT) package is described with a wireless communications interface. Some examples include an interposer, a main patch attached to the interposer, a main integrated circuit die attached to the patch, a second patch attached to the interposer, and a millimeter wave radio die attached to the second patch and coupled to the main integrated circuit die through the interposer to communicate data between the main die and an external component.Type: GrantFiled: August 31, 2021Date of Patent: August 22, 2023Assignee: Intel CorporationInventor: Telesphor Kamgaing
-
Patent number: 11735592Abstract: An integrated circuit including a first active region and a second active region extending in a first direction and spaced apart from each other in a second direction intersecting the first direction; a power rail and a ground rail extending in the first direction and spaced apart from the first and second active regions and each other in the second direction; source/drain contacts extending in the second direction on at least a portion of the first or second active region, gate structures extending in the second direction and on at least a portion of the first and second active regions, a power rail configured to supply power through source/drain contact vias, and a ground rail configured to supply a ground voltage through source/drain contact vias.Type: GrantFiled: September 23, 2020Date of Patent: August 22, 2023Inventors: Gi Young Yang, Hyeon Gyu You, Ga Room Kim, Jin Young Lim, In Gyum Kim, Hak Chul Jung
-
Patent number: 11728396Abstract: A semiconductor device includes a semiconductor part including a first surface, a second surface, a first region provided between the first surface and the second surface, and a second region provided between the first surface and the second surface; a common electrode provided at the second surface; a first electrode provided on the first surface at the first region; a second electrode provided on the first surface at the second region and separated from the first electrode; a first control electrode provided in the first region; and a second control electrode provided in the second region. A first trench is provided in the common electrode.Type: GrantFiled: September 9, 2020Date of Patent: August 15, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Akihiro Tanaka
-
Patent number: 11728361Abstract: An imaging device includes a photoelectric converter, a charge holding section that is provided on a side of the photoelectric converter opposite to a light entrance side of the photoelectric converter and holds a signal charge generated by the photoelectric converter, and a light shielding section that has a first light shielding surface extending toward the charge holding section from between the charge holding section and the photoelectric converter.Type: GrantFiled: March 5, 2019Date of Patent: August 15, 2023Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Norihiro Kubo
-
Patent number: 11715732Abstract: Disclosed herein is an apparatus that includes: a first diffusion region extending in a first direction; second diffusion regions arranged in the first direction; a first metallic line overlapping with the first diffusion region; second metallic lines each overlapping with an associated one of the second diffusion regions; a third metallic line overlapping with the first and second metallic lines; first contact plugs connecting the first metallic line to the first diffusion region; second contact plugs each electrically connecting an associated one of the second metallic lines to an associated one of the second diffusion regions; and third contact plugs each electrically connecting the third metallic line to an associated one of the second metallic lines.Type: GrantFiled: November 25, 2020Date of Patent: August 1, 2023Assignee: Micron Technology, Inc.Inventors: Moe Ishimatsu, Kiyotaka Endo, Takanari Shimizu
-
Patent number: 11710733Abstract: A MOS IC logic cell includes a plurality of gate interconnects extending on tracks in a first direction. The logic cell includes intra-cell routing interconnects coupled to at least a subset of the gate interconnects. The intra-cell routing interconnects include intra-cell Mx layer interconnects on an Mx layer extending in the first direction. The Mx layer is a lowest metal layer for PG extending in the first direction. The intra-cell Mx layer interconnects extend in the first direction over at least a subset of the tracks excluding every mth track, where 2?m<PPG and PPG is a PG grid pitch. A MOS IC may include at least one MOS IC logic cell, and may further include a first set of PG Mx layer interconnects extending in the first direction over the at least one logic cell. The first set of PG Mx layer interconnects have the pitch PPG>m*P.Type: GrantFiled: March 3, 2020Date of Patent: July 25, 2023Assignee: QUALCOMM INCORPORATEDInventors: Hyeokjin Lim, Bharani Chava, Foua Vang, Seung Hyuk Kang, Venugopal Boynapalli
-
Patent number: 11710810Abstract: A light-emitting device includes light-emitting elements each having a light-extracting surface, light-transmissive members and a covering member, The light-transmissive members each has an upper surface and a lower surface facing the light-extracting surface of at least one of the light-emitting elements. The covering member integrally covers lateral surfaces of the light-emitting elements and lateral surfaces of the light-transmissive members such that a pair of electrodes of the light-emitting elements are exposed from the covering member at a lower surface of the covering member. At a lower surface of the light-emitting device, the light-emitting elements are arranged in a plurality of columns and a plurality of rows, an alignment direction of the electrodes in one of the light-emitting elements is rotated by 90° in a prescribed. direction from an alignment direction of the electrodes in an adjacent one of the light-emitting elements in one of a column direction and a row direction.Type: GrantFiled: July 26, 2021Date of Patent: July 25, 2023Assignee: NICHIA CORPORATIONInventors: Yuta Oka, Nami Abe
-
Patent number: 11710743Abstract: An integrated circuit is disclosure. The integrated circuit includes a first pair of power rails, a set of conductive lines arranged in the first layer parallel to the first pair of power rails, a first set of active areas. The integrated circuit further includes a first gate arranged along the second direction, between the first pair of power rails, and crossing the first set of active areas in a layout view, wherein the first gate is configured to be shared by a first transistor of a first type and a second transistor of a second type; and a second gate and a third gate, in which the second gate is configured to be a control terminal of a third transistor, and the third gate is configured to be a control terminal of a fourth transistor which is coupled to the control terminal of the third transistor.Type: GrantFiled: September 18, 2020Date of Patent: July 25, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Guo-Huei Wu, Chi-Yu Lu, Ting-Yu Chen, Li-Chun Tien
-
Patent number: 11688586Abstract: In an embodiment, a plasma processing system includes a vacuum chamber, a substrate holder configured to hold a substrate to be processed where the substrate holder is disposed in the vacuum chamber. The system further includes an electron source disposed above a peripheral region of the substrate holder, the electron source being configured to generate an electron beam towards the peripheral region of the substrate holder.Type: GrantFiled: December 17, 2018Date of Patent: June 27, 2023Assignee: TOKYO ELECTRON LIMITEDInventors: Peter Ventzek, Alok Ranjan
-
Patent number: 11688796Abstract: Semiconductor devices include a semiconductor fin on a substrate. The semiconductor fin has channel region and source and drain regions. A gate stack is formed all around the channel region of the semiconductor fin, such that the channel region of the semiconductor fin is separated from the substrate. An interlayer dielectric is formed around the gate stack. At least a portion of the gate stack is formed in an undercut beneath the interlayer dielectric.Type: GrantFiled: December 22, 2020Date of Patent: June 27, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Effendi Leobandung