Patents Examined by Benjamin Tzu-Hung Liu
-
Patent number: 8933495Abstract: The invention relates to time-delay and signal-integration linear image sensors (or TDI sensors). According to the invention, a pixel comprises a succession of several insulated gates covering a semiconducting layer, the gates of one pixel being separated from one another and separated from the gates of an adjacent pixel of another line by narrow uncovered gaps of a gate and comprising a doped region of a second type of conductivity covered by a doped superficial region of the first type; the superficial regions are kept at one and the same reference potential; the width of the narrow gaps between adjacent gates is such that the internal potential of the region of the second type is modified in the whole width of the narrow gap when a gate sustains the alternations of potential necessary for the transfer of charges from one pixel to the following one.Type: GrantFiled: January 26, 2012Date of Patent: January 13, 2015Assignee: E2V SemiconductorsInventor: Frederic Mayer
-
Patent number: 8927405Abstract: A method of forming a semiconductor device is provided. The method includes providing a structure including, a handle substrate, a buried boron nitride layer located above an uppermost surface of the handle substrate, a buried oxide layer located on an uppermost surface of the buried boron nitride layer, and a top semiconductor layer located on an uppermost surface of the buried oxide layer. Next, a first semiconductor pad, a second semiconductor pad and a plurality of semiconductor nanowires connecting the first semiconductor pad and the second semiconductor pad in a ladder-like configuration are patterned into the top semiconductor layer. The semiconductor nanowires are suspended by removing a portion of the buried oxide layer from beneath each semiconductor nanowire, wherein a portion of the uppermost surface of the buried boron nitride layer is exposed. Next, a gate all-around field effect transistor is formed.Type: GrantFiled: December 18, 2012Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Guy Cohen, Michael A. Guillorn, Alfred Grill, Leathen Shi
-
Patent number: 8927968Abstract: A method of forming a semiconductor device is provided. The method includes providing a structure including, a handle substrate, a buried boron nitride layer located above an uppermost surface of the handle substrate, a buried oxide layer located on an uppermost surface of the buried boron nitride layer, and a top semiconductor layer located on an uppermost surface of the buried oxide layer. Next, a first semiconductor pad, a second semiconductor pad and a plurality of semiconductor nanowires connecting the first semiconductor pad and the second semiconductor pad in a ladder-like configuration are patterned into the top semiconductor layer. The semiconductor nanowires are suspended by removing a portion of the buried oxide layer from beneath each semiconductor nanowire, wherein a portion of the uppermost surface of the buried boron nitride layer is exposed. Next, a gate all-around field effect transistor is formed.Type: GrantFiled: August 26, 2013Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Guy Cohen, Michael A. Guillorn, Alfred Grill, Leathen Shi
-
Patent number: 8865555Abstract: A base insulating film is formed over a substrate. A first oxide semiconductor film is formed over the base insulating film, and then first heat treatment is performed to form a second oxide semiconductor film. Then, selective etching is performed to form a third oxide semiconductor film. An insulating film is formed over the first insulating film and the third oxide semiconductor film. A surface of the insulating film is polished to expose a surface of the third oxide semiconductor film, so that a sidewall insulating film is formed in contact with at least a side surface of the third oxide semiconductor film. Then, a source electrode and a drain electrode are formed over the sidewall insulating film and the third oxide semiconductor film. A gate insulating film and a gate electrode are formed.Type: GrantFiled: January 23, 2012Date of Patent: October 21, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Teruyuki Fujii, Sho Nagamatsu
-
Patent number: 8847133Abstract: A door for a cooking apparatus and a cooling system for the door are provided. A fan for creating flows of air into and out of a cavity assembly is also used to create flows of air in a door cooling passage of the door. Therefore, the door can be cooled in a simple manner.Type: GrantFiled: December 17, 2007Date of Patent: September 30, 2014Assignee: LG Electronics Inc.Inventor: Byeong-Cheon Lee
-
Patent number: 8842866Abstract: A loudspeaker system has a front loudspeaker enclosure (30) having at least one first loudspeaker (20) and a rear loudspeaker enclosure (50) having at least one second loudspeaker (60). The rear loudspeaker enclosure (50) is in the form of a bandpass enclosure.Type: GrantFiled: December 7, 2007Date of Patent: September 23, 2014Assignee: D&B Audiotechnik GmbHInventor: Matthias Christner
-
Patent number: 8816484Abstract: A semiconductor device, in which an integrated circuit portion and an antenna are easily connected, can surely transmit and receive a signal to and from a communication device. The integrated circuit portion is formed of a thin film transistor over a surface of a substrate so that the area occupied by the integrated circuit portion is increased. The antenna is provided over the integrated circuit portion, and the thin film transistor and the antenna are connected. Further, the area over the substrate occupied by the integrated circuit portion is 0.5 to 1 times as large as the area of the surface of the substrate. Thus, the size of the integrated circuit portion can be close to the desired size of the antenna, so that the integrated circuit portion and the antenna are easily connected and the semiconductor device can surely transmit and receive a signal to and from the communication device.Type: GrantFiled: February 6, 2008Date of Patent: August 26, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Shunpei Yamazaki
-
Patent number: 8809964Abstract: An electronic subassembly and associated method for the production of an electronic subassembly include a semiconductor layer bearing at least a first transistor having an adjustable threshold voltage is joined to an insulator layer and in which a first trapping zone is formed at a predetermined first depth. The first trapping zone extends at least beneath a channel of the first transistor and includes traps of greater density than the density of traps outside the first trapping zone, in such a way that the semiconductor layer and the first trapping zone are capacitively coupled. The useful information from the first transistor includes the charge transport within this transistor. A second trapping zone can be formed that extends at least beneath a channel of a second transistor that is formed by a second implantation with an energy and/or a dose and/or atoms that differ from those used to form the first trapping zone.Type: GrantFiled: February 11, 2009Date of Patent: August 19, 2014Assignee: Commissariat a l'Energie Atomique et Aux Energies AlternativesInventors: François Andrieu, Emmanuel Augendre, Laurent Clavelier, Marek Kostrzewa
-
Patent number: 8785973Abstract: In an ultra high voltage lateral GaN structure having a 2DEG region extending between two terminals, an isolation region is provided between the two terminals to provide for reversible snapback.Type: GrantFiled: April 19, 2010Date of Patent: July 22, 2014Assignee: National Semiconductor CorporationInventor: Vladislav Vashchenko
-
Patent number: 8723325Abstract: A semiconductor substrate is provided having a first metal layer formed over a first insulating layer. A second insulating layer is formed having a first damascene opening, the first opening having a second insulating layer portion formed therein. A resist layer is deposited to fill the first opening and the resist layer is thereafter patterned to form an etching mask for etching a second damascene opening. The second opening is etched into a portion of the second insulating layer, the second opening exposing a portion of the first metal layer. A second metal layer is formed to include filling the first and second damascene openings embedding the second insulating layer portion in the second metal layer. The second metal layer is planarized and a passivation layer is formed above the second insulating layer and the second metal layer, wherein the passivation layer partially covers the second metal layer.Type: GrantFiled: April 19, 2010Date of Patent: May 13, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Ying-Ju Chen
-
Patent number: 8716121Abstract: An ohmic electrode for a p-type SiC semiconductor, and a method of forming the ohmic electrode. The ohmic electrode has an ohmic electrode layer, which has an amorphous structure and which is made of a Ti(1-x-y)Si(x)C(y) ternary film of which a composition ratio is within a composition range that is surrounded by two lines and two curves expressed by an expression x=0 (0.35?y?0.5), an expression y=?1.120x+0.5200 (0.1667?x?0.375), an expression y=1.778(x?0.375)2+0.1 (0?x?0.375) and an expression y=?2.504x2?0.5828x+0.5 (0?x?0.1667) and that excludes the line expressed by the expression x=0. The ohmic layer is directly laminated on a surface of a p-type SiC semiconductor.Type: GrantFiled: August 4, 2010Date of Patent: May 6, 2014Assignee: Toyota Jidosha Kabushiki KaishaInventors: Akinori Seki, Masahiro Sugimoto, Akira Kawahashi, Yasuo Takahashi, Masakatsu Maeda
-
Patent number: 8697495Abstract: The formation of electronic assemblies is described. One embodiment includes first and second semiconductor die structures each including a front side and a backside, the front side including an active region and the backside including metal regions and non-metal regions thereon. The first and second semiconductor die structures include a plurality of vias, the vias forming electrical connections between the active region and the backside metal regions. The first and second semiconductor die structures are stacked together with at least one of the metal regions on the backside of the first semiconductor die structure in direct contact with at least one of the metal regions on the back side of the second semiconductor die structure. Other embodiments are described and claimed.Type: GrantFiled: September 13, 2011Date of Patent: April 15, 2014Assignee: Intel CorporationInventors: Bok Eng Cheah, Shanggar Periaman, Kooi Chi Ooi, Yen Hsiang Chew
-
Patent number: 8680628Abstract: In one exemplary embodiment of the invention, a semiconductor structure includes: a substrate; and a plurality of devices at least partially overlying the substrate, where the plurality of devices include a first device coupled to a second device via a first raised source/drain having a first length, where the first device is further coupled to a second raised source/drain having a second length, where the first device comprises a transistor, where the first raised source/drain and the second raised source/drain at least partially overly the substrate, where the second raised source/drain comprises a terminal electrical contact, where the second length is greater than the first length.Type: GrantFiled: October 19, 2012Date of Patent: March 25, 2014Assignee: International Business Machines CorporationInventors: Bruce B. Doris, Kangguo Cheng, Ali Khakifirooz, Pranita Kulkarni
-
Patent number: 8659094Abstract: An array substrate for a liquid crystal display device includes: a gate line and a gate electrode on a substrate, the gate electrode connected to the gate line; a gate insulating layer on the gate line and the gate electrode, the gate insulating layer including an organic insulating material such that a radical of carbon chain has a composition ratio of about 8% to about 11% by weight; a semiconductor layer on the gate insulating layer over the gate electrode; a data line crossing the gate line to define a pixel region; source and drain electrodes on the semiconductor layer, the source electrode connected to the data line and the drain electrode spaced apart from the source electrode; a passivation layer on the data line, the source electrode and the drain electrode, the passivation layer having a drain contact hole exposing the drain electrode; and a pixel electrode on the passivation layer, the pixel electrode connected to the drain electrode through the drain contact hole.Type: GrantFiled: May 23, 2011Date of Patent: February 25, 2014Assignee: LG Display Co., Ltd.Inventors: Byung-Geol Kim, Gee-Sung Chae, Jae-Seok Heo, Woong-Gi Jun
-
Patent number: 8653541Abstract: A semiconductor device including a plurality of circuits that includes a transistor, where a semiconductor layer forming the transistor includes a first contact pad, a first part that is connected to the first contact pad and that extends in a direction intersecting a short direction of a pitch with which the circuits are arranged, a second part that extends from the first part in the short direction, and a second contact pad including the first part and the second part that are provided between the first contact pad and the second contact pad, where the second part overlaps an electrode layer across an insulating layer.Type: GrantFiled: April 19, 2010Date of Patent: February 18, 2014Assignee: Canon Kabushiki KaishaInventors: Kouji Ikeda, Takanori Yamashita, Masami Iseki
-
Patent number: 8642987Abstract: The invention provides a novel memory for which process technology is relatively simple and which can store multivalued information by a small number of elements. A part of a shape of the first electrode in the first storage element is made different from a shape of the first electrode in the second storage element, and thereby voltage values which change electric resistance between the first electrode and the second electrode are varied, so that one memory cell stores multivalued information over one bit. By partially processing the first electrode, storage capacity per unit area can be increased.Type: GrantFiled: October 14, 2009Date of Patent: February 4, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tamae Takano, Kiyoshi Kato, Hideaki Kuwabara
-
Patent number: 8637951Abstract: A semiconductor light receiving element comprises: a substrate, a semiconductor layer of a first conductivity type formed on the substrate, a non-doped semiconductor light absorbing layer formed on the semiconductor layer of the first conductivity type, a semiconductor layer of a second conductivity type formed on the non-doped semiconductor light absorbing layer, and an electro-conductive layer formed on the semiconductor layer of the second conductivity type. A plurality of openings, periodically arrayed, are formed in a laminated body composed of the electro-conductive layer, the semiconductor layer of the second conductivity type, and the non-doped semiconductor light absorbing layer. The widths of the openings are less than or equal to the wavelength of incident light, and the openings pass through the electro-conductive layer and the semiconductor layer of the second conductivity type to reach the non-doped semiconductor light absorbing layer.Type: GrantFiled: January 9, 2009Date of Patent: January 28, 2014Assignee: NEC CorporationInventors: Daisuke Okamoto, Junichi Fujikata, Kenichi Nishi
-
Patent number: 8618452Abstract: A microwave oven comprises a cooking cavity and a RF generation module configured to deliver microwave energy into the cooking cavity. A controller is operatively associated with the RF generation module. The controller receives and processes a signal indicative of current state of an associated energy supplying utility for determining whether to operate the microwave oven in one of a normal operating mode and an energy savings mode in response to the received signal. The controller is configured to at least temporarily block the signal when the RF generation module is activated if a frequency of the signal is at least partially degraded by a frequency of the RF generation module.Type: GrantFiled: September 15, 2009Date of Patent: December 31, 2013Assignee: General Electric CompanyInventors: John K. Besore, Michael F. Finch, Natarajan Venkatakrishnan, Craig Nold, Jeff Donald Drake, Derrick Douglas Little
-
Patent number: 8620012Abstract: An apparatus and a method for providing a stereo effect when playing an audio file at a portable terminal are provided. The apparatus includes a component extractor for extracting a mono component and stereo components from an audio signal and a gain controller for determining a signal ratio of the stereo components to the mono component and for controlling a stereo gain according to the signal ratio.Type: GrantFiled: November 26, 2008Date of Patent: December 31, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Gang-Youl Kim
-
Patent number: 8592316Abstract: A nitride semiconductor substrate includes two principal surfaces including an upper surface that is a growth face and a lower surface on its opposite side. An FWHM in a surface layer region at depths of from 0 to 250 nm from the upper surface is narrower than an FWHM in an inner region at depths exceeding 5 ?m from the upper surface, where the FWHMs are obtained by X-ray rocking curve measurement using diffraction off a particular asymmetric plane inclined relative to the upper surface.Type: GrantFiled: August 2, 2010Date of Patent: November 26, 2013Assignee: Hitachi Cable, Ltd.Inventors: Yuichi Oshima, Takehiro Yoshida