Patents Examined by Bilkis Jahan
-
Patent number: 11728400Abstract: Semiconductor structures is provided. The semiconductor structure includes a semiconductor substrate, a plurality of fins protruding from the semiconductor substrate, an isolation layer formed on the fins and with a bandgap greater than a bandgap of the fins, and a first channel layer formed on the isolation layer and isolated from the isolation layer.Type: GrantFiled: August 31, 2020Date of Patent: August 15, 2023Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, SMIC New Technology Research and Development (Shanghai) CorporationInventor: Fei Zhou
-
Patent number: 11726413Abstract: Methods of fabricating and using an overlay mark are provided. In some embodiments, the overlay mark includes an upper layer and a lower layer disposed below the upper layer. The lower layer includes a first plurality of compound gratings extending in a first direction and disposed in a first region of the overlay mark, each of the first plurality of compound gratings including one first element and at least two second elements disposed on one side of the first element, and a second plurality of compound gratings extending the first direction and disposed in a second region of the overlay mark, each of the second plurality of compound gratings including one third element and at least two fourth elements on one side of the third element. The first plurality of compound gratings is a mirror image of the second plurality of compound gratings.Type: GrantFiled: April 4, 2022Date of Patent: August 15, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hung-Chih Hsieh, Kai-Hsiung Chen, Po-Chung Cheng
-
Patent number: 11705517Abstract: A method of fabricating a semiconductor device is described. The method includes forming a nanosheet stack on a substrate, the nanosheet stack includes nanosheet channel layers. A gate is formed around the nanosheet channel layers of the nanosheet stack. A strained material is formed along a sidewall surface of the gate. The strained material is configured to create strain in the nanosheet channel layers of the nanosheet stack.Type: GrantFiled: December 29, 2020Date of Patent: July 18, 2023Assignee: International Business Machines CorporationInventors: Xin Miao, Kangguo Cheng, Wenyu Xu, Chen Zhang
-
Patent number: 11705409Abstract: A semiconductor device including a chip package, a dielectric structure, and a first antenna pattern is provided. The dielectric structure is disposed on the chip package and includes a cavity and a vent in communication with the cavity. The first antenna pattern is disposed on the dielectric structure, wherein the chip package is electrically coupled to the first antenna pattern, and the cavity of the dielectric structure is disposed between the chip package and the first antenna pattern.Type: GrantFiled: June 29, 2020Date of Patent: July 18, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Albert Wan, Ching-Hua Hsieh, Chao-Wen Shih, Han-Ping Pu, Meng-Tse Chen, Sheng-Hsiang Chiu
-
Patent number: 11705548Abstract: An apparatus with micro devices includes a circuit substrate, at least one micro device, and at least one light guide structure. The micro device is disposed on the circuit substrate. The micro device has a top surface and a bottom surface opposite to each other, a peripheral surface connected with the top surface and the bottom surface, a first-type electrode, and a second-type electrode. The light guide structure is disposed on the circuit substrate and is not in direct contact with the first-type electrode and the second-type electrode. The light guide structure includes at least one connecting portion and at least one holding portion. The connecting portion is disposed on an edge of the top surface of the micro device. An orthographic projection area of the light guide structure on the top surface is smaller than an area of the top surface.Type: GrantFiled: March 29, 2021Date of Patent: July 18, 2023Assignee: PlayNitride Inc.Inventors: Chih-Ling Wu, Yi-Min Su, Yu-Yun Lo
-
Patent number: 11699696Abstract: A silicon-controlled rectifier includes a substrate of a first conductivity type; a deep well region of a second conductivity type; a well regions of the first conductivity type and the second conductivity type; a first, second and third heavily doped active regions of the first conductivity type; a first, second and third heavily doped active regions of the second conductivity type; and a first, second and third shallow trench isolation structures. A reverse diode formed in the third heavily doped active region of the second conductivity type and the well region of the first conductivity type is embedded, and a forward diode is formed in the heavily doped active region of the first conductivity type and the well region of the second conductivity type. By sharing the third heavily doped active region of the second conductivity type across the well regions of different conductivity types, two back-to-back diodes are formed.Type: GrantFiled: March 31, 2021Date of Patent: July 11, 2023Assignee: Powerchip Semiconductor Manufacturing CorporationInventors: Juin Jei Liou, Wenqiang Song, Ching-Sung Ho
-
Patent number: 11696494Abstract: A display device having an improved display characteristics and reduced manufacturing cost is provided. The display device includes a plurality of pixels arranged on a surface of a substrate. The plurality of pixels each include: a light-emitting element; a driving transistor; a selecting transistor; and a retention capacitor. The driving transistor has a bottom-gate structure. The driving transistor has a semiconductor layer containing a first semiconductor. The retention capacitor has a first electrode and a second electrode. The first electrode doubles as a gate of the driving transistor. The second electrode is disposed at a lower layer than the first electrode and contains a second semiconductor.Type: GrantFiled: October 15, 2020Date of Patent: July 4, 2023Assignee: Japan Display Inc.Inventor: Satoshi Maruyama
-
Patent number: 11682557Abstract: A recognition method for photolithography process and a semiconductor device are provided. The recognition method includes forming a mask layer on a semiconductor substrate, and then patterning the mask layer to form multiple dense line patterns in a cell region and multiple dummy dense line patterns in an interface region between the cell region and a peripheral region. At least one connection portion is provided between a first and a third dummy dense line patterns, and a second dummy dense line pattern is discontinuous at and separated from the at least one connection portion. A photoresist layer covering the peripheral region is formed on the semiconductor substrate, and whether a landing position of the photoresist layer is correct is determined according to a distance from an edge of the photoresist layer to a closest dummy dense line pattern and a width of the at least one connection portion.Type: GrantFiled: April 28, 2021Date of Patent: June 20, 2023Assignee: Winbond Electronics Corp.Inventor: Chih-Yu Chiang
-
Patent number: 11682549Abstract: A method comprises depositing a mask layer on a front-side surface of a wafer, wherein a portion of the wafer has a first resistivity; with the mask layer in place, performing an ion implantation process on a backside surface of the wafer to implant a resistivity reduction impurity into the wafer through the backside surface of the wafer to lower the first resistivity of the portion of the wafer to a second resistivity; after performing the ion implantation process, removing the mask layer from the front-side surface of the wafer; and forming semiconductor devices on the front-side surface of the wafer.Type: GrantFiled: February 7, 2021Date of Patent: June 20, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yao-Wen Hsu, Ching-Hung Kao, Po-Jen Wang, Tsung-Han Tsai
-
Patent number: 11677029Abstract: A semiconductor device including an active pattern, which has a base portion and a protrusion portion on the base portion, and a source/drain pattern provided on the base portion may be provided. The protrusion portion may include a first curved pattern portion, a first flat pattern portion disposed at a lower level than the first curved pattern portion, and a second curved pattern portion disposed at a lower level than the first flat pattern portion. Each of the first and second curved pattern portions has a curved side wall, and the first flat pattern portion has a flat side wall. The germanium concentration of the first curved pattern portion is a higher than the germanium concentration of the first flat pattern portion, and the germanium concentration of the first flat pattern portion is higher than the germanium concentration of the second curved pattern portion.Type: GrantFiled: September 1, 2021Date of Patent: June 13, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Sungmin Kim, Dongwon Kim
-
Patent number: 11677023Abstract: A semiconductor device and a method of manufacturing a semiconductor are provided. In an embodiment, a first trench is formed in a silicon carbide layer. A second trench is formed in the silicon carbide layer to define a mesa in the silicon carbide layer between the first trench and the second trench. A first doped semiconductor material is formed in the first trench and a second doped semiconductor material is formed in the second trench. A third doped semiconductor material is formed over the mesa to define a heterojunction at an interface between the third doped semiconductor material and the mesa.Type: GrantFiled: May 4, 2021Date of Patent: June 13, 2023Assignee: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Jens Peter Konrath, Georg Pfusterschmied, Gregor Pobegen, Ulrich Schmid, Fabian Triendl
-
Patent number: 11677042Abstract: Disclosed herein are methods, systems, and apparatuses for an light emitting diode (LED) array apparatus. In some embodiments, the LED array apparatus may include a plurality of mesas etched from a layered epitaxial structure. The layered epitaxial structure may include a P-type doped semiconductor layer, a active layer, and an N-type doped semiconductor layer. The LED array apparatus may also include one or more regrowth semiconductor layers, including a first regrowth semiconductor layer, which may be grown epitaxially over etched facets of the plurality of mesas. In some cases, for each mesa, the first regrowth semiconductor layer may overlay etched facets of the P-type doped semiconductor layer, the active layer, and the N-type doped semiconductor layer, around an entire perimeter of the mesa.Type: GrantFiled: March 29, 2020Date of Patent: June 13, 2023Assignee: META PLATFORMS TECHNOLOGIES, LLCInventors: Markus Broell, Michael Grundmann, David Hwang, Stephan Lutgen, Brian Matthew Mcskimming, Anurag Tyagi
-
Patent number: 11670700Abstract: A semiconductor memory element is provided. The semiconductor memory element includes a substrate including a memory cell region and a peripheral circuit region, an active region located in the memory cell region, a gate pattern buried in the active region, a conductive line disposed on the gate pattern, a first region including a plurality of peripheral elements placed in the peripheral circuit region, a dummy pattern buried in the peripheral circuit region, and a second region which includes the dummy pattern and does not overlap the first region.Type: GrantFiled: March 24, 2021Date of Patent: June 6, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young-Kwan Kim, Hyuck Joon Kwon, Jae Beom Jeon
-
Patent number: 11664368Abstract: A transient voltage suppressor (TVS) device uses a punch-through silicon controlled rectifier (SCR) structure for the low-side steering diode where the punch-through SCR structure realizes low capacitance at the protected node. In some embodiments, the punch-through silicon controlled rectifier of the low-side steering diode includes a first doped region formed in a first epitaxial layer, a first well formed spaced apart from the first doped region where the first well is not biased to any electrical potential, and a second doped region formed in the first well. The first doped region, the first epitaxial layer, the first well and the second doped region form the punch-through silicon controlled rectifier, with the first doped region forming the anode and the second doped region forming the cathode of the punch-through silicon controlled rectifier.Type: GrantFiled: September 25, 2020Date of Patent: May 30, 2023Assignee: Alpha & Omega Semiconductor (Cayman) Ltd.Inventor: Shekar Mallikarjunaswamy
-
Patent number: 11656553Abstract: A method for forming a semiconductor device structure is provided. The method includes forming a material layer over a substrate and forming a resist layer over the material layer. The method includes exposing a portion of the resist layer. The resist layer includes a photoacid generator (PAG) group, a quencher group, an acid-labile group (ALG) and a polar unit (PU). The method also includes performing a baking process on the resist layer and developing the resist layer to form a patterned resist layer. The method further includes doping a portion of the material layer by using the patterned resist layer as a mask to form a doped region. In addition, the method includes removing the patterned resist layer.Type: GrantFiled: May 10, 2021Date of Patent: May 23, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Li-Yen Lin, Ching-Yu Chang, Chin-Hsiang Lin
-
Patent number: 11652022Abstract: A power semiconductor device includes: a semiconductor body having a front side and a backside and configured to conduct a load current between the front side and the backside; and a plurality of control cells configured to control the load current. Each control cell is at least partially included in the semiconductor body at the front side and includes a gate electrode that is electrically insulated from the semiconductor body by a gate insulation layer. The gate insulation layer is or includes a first boron nitride layer.Type: GrantFiled: July 31, 2020Date of Patent: May 16, 2023Assignee: Infineon Technologies AGInventors: Josef Schaetz, Dethard Peters, Stephan Pindl, Hans-Joachim Schulze
-
Micro light source array, display device having the same, and method of manufacturing display device
Patent number: 11652093Abstract: Provided are a micro light source array for a display device, a display device including the micro light source array, and a method of manufacturing the display device. The micro light source array includes: a plurality of silicon sub-mounts provided on a substrate, each silicon sub-mount from among the plurality of silicon sub-mounts corresponding to a respective sub-pixel from among a plurality of sub-pixels of a display device, the plurality of silicon sub-mounts being separated from each other by a plurality of trenches; a plurality of light emitting device chips coupled to the plurality of silicon sub-mounts; and a plurality of driving circuits provided at the plurality of silicon sub-mounts.Type: GrantFiled: June 4, 2021Date of Patent: May 16, 2023Assignees: SAMSUNG ELECTRONICS CO., LTD., SEOUL NATIONAL UNIVERSITY R&DB FOUNDATIONInventors: Junhee Choi, Euijoon Yoon -
Patent number: 11651999Abstract: The present invention provides a method for plasma dicing a substrate. The substrate is provided with a top surface and a bottom surface, the top surface of the substrate having a plurality of street areas and at least one device structure. The substrate is placed onto a support film on a frame to form a work piece. A process chamber having a plasma source is provided. A work piece support is provided within the plasma process chamber. The work piece is placed onto the work piece support. A plasma is generated from the plasma source in the plasma process chamber. The work piece is processed using the generated plasma and a byproduct generated from the support film while the support film is exposed to the generated plasma.Type: GrantFiled: October 2, 2020Date of Patent: May 16, 2023Assignee: Plasma-Therm LLCInventors: Tsu-Wu Chiang, Russell Westerman
-
Patent number: 11652138Abstract: A method for producing a semiconductor device includes forming transistor cells in a semiconductor body, each cell including a drift region separated from a source region by a body region, a gate electrode dielectrically insulated from the body region, and a compensation region of a doping type complementary to the doping type of the drift region and extending from a respective body region into the drift region in a vertical direction. Forming the drift and compensation regions includes performing a first implantation step, thereby implanting first and second type dopant atoms into the semiconductor body, wherein an implantation dose of at least one of the first type dopant atoms and the second type dopant atoms for each of at least two sections of the semiconductor body differs from the implantation dose of the corresponding type of dopant atoms of at least one other section of the at least two sections.Type: GrantFiled: May 26, 2021Date of Patent: May 16, 2023Assignee: Infineon Technologies Austria AGInventors: Ingo Muri, Felix Schubert, Daniel Tutuc, Hans Weber
-
Patent number: 11653503Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure includes a substrate and a gate structure formed over the substrate. The semiconductor structure further includes a first source/drain structure and a second source/drain structure formed in the substrate adjacent to the gate structure. The semiconductor structure further includes an interlayer dielectric layer formed over the substrate to cover the gate structure, the first source/drain structure, and the second source/drain structure. The semiconductor structure further includes a first conductive structure formed in the interlayer dielectric layer over the first source/drain structure. The semiconductor structure further includes a second conductive structure formed in the interlayer dielectric layer over the second source/drain structure.Type: GrantFiled: August 28, 2020Date of Patent: May 16, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Woan-Yun Hsiao, Huang-Kui Chen, Tzong-Sheng Chang, Ya-Chin King, Chrong-Jung Lin