Patents Examined by Bradley Smith
-
Patent number: 11532589Abstract: In one embodiment, a semiconductor wafer includes a first substrate, a first insulator provided on the first substrate, and a plurality of first pads provided in the first insulator. The wafer further includes a second insulator provided on the first insulator, a plurality of second pads provided on the first pads in the second insulator, a stacked film alternately including a plurality of first insulating layers and a plurality of second insulating layers provided in the second insulator, and a second substrate provided on the second insulator. Furthermore, the first insulator and the second insulator are connected to each other between an edge face of the first insulator and an edge face of the second insulator, and the second insulator intervenes between the first insulator and the stacked film at the edge faces of the first and second insulators.Type: GrantFiled: September 2, 2020Date of Patent: December 20, 2022Assignee: Kioxia CorporationInventors: Jun Iijima, Hiroshi Nakaki
-
Patent number: 11532576Abstract: A manufacturing method of a semiconductor package includes the following steps. Semiconductor chips are disposed on a carrier. The semiconductor chips are grouped in a plurality of package units. The semiconductor chips are encapsulated in an encapsulant to form a reconstructed wafer. A redistribution structure is formed on the encapsulant. The redistribution structure electrically connects the semiconductor chips within a same package unit of the plurality of package units. The individual package units are separated by cutting through the reconstructed wafer along scribe line regions. In the reconstructed wafer, the plurality of package units are arranged so as to balance the number of scribe line regions extending across opposite halves of the reconstructed wafer in a first direction with respect to the number of scribe line regions extending across opposite halves of the reconstructed wafer in a second direction perpendicular to the first direction.Type: GrantFiled: February 11, 2020Date of Patent: December 20, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sen-Kuei Hsu, Hsin-Yu Pan, Yi-Che Chiang
-
Patent number: 11527688Abstract: An electronic device is provided in the present disclosure. The electronic device includes a substrate and a light emitting diode. The light emitting diode is bonded to the substrate through a solder alloy. The solder alloy includes tin and a metal element M, and the metal element M is one of the indium and bismuth. The atomic percentage of tin in the sum of tin and the metal element M ranges from 60% to 90% in the solder alloy.Type: GrantFiled: April 27, 2020Date of Patent: December 13, 2022Assignee: InnoLux CorporationInventors: Ming-Chang Lin, Tzu-Min Yan
-
Patent number: 11524383Abstract: An end of polishing of a wafer is determined for each of wafers at a high accuracy. A wafer processing method includes: a first process of acquiring an initial state of a processing target surface of a wafer; a second process of forming a coating film on the wafer after the first process; a third process of polishing the processing target surface of the wafer by a polishing member based on initial polishing conditions in a state where the polishing member is in contact with the processing target surface of the wafer; a fourth process of acquiring a processed state of the processing target surface of the wafer after the third process; and a fifth process of determining an end of polishing, an insufficiency in polishing, or an excess in polishing based on the initial state and the processed state.Type: GrantFiled: December 6, 2016Date of Patent: December 13, 2022Assignee: Tokyo Electron LimitedInventors: Minoru Kubota, Hideharu Kyouda
-
Patent number: 11521959Abstract: A method includes bonding a first device die to a second device die, encapsulating the first device die in a first encapsulant, performing a backside grinding process on the second device die to reveal through-vias in the second device die, and forming first electrical connectors on the second device die to form a package. The package includes the first device die and the second device die. The method further includes encapsulating the first package in a second encapsulant, and forming an interconnect structure overlapping the first package and the second encapsulant. The interconnect structure comprises second electrical connectors.Type: GrantFiled: July 9, 2020Date of Patent: December 6, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chen-Hua Yu, Hung-Yi Kuo, Chung-Shi Liu, Hao-Yi Tsai, Cheng-Chieh Hsieh, Tsung-Yuan Yu, Ming Hung Tseng
-
Patent number: 11521902Abstract: Vertical field-effect transistor (VFET) devices and methods of forming the devices are provided. The methods may include forming a channel region including a first channel region and a second channel region, forming a first cavity in the substrate, forming a first bottom source/drain in the first cavity, forming a second cavity in the substrate, and forming a second bottom source/drain in the second cavity. The first cavity may expose a lower surface of the first channel region, and the second cavity may expose a lower surface of the second channel region. The method may also include after forming the first bottom source/drain and the second bottom source/drain, removing a portion of the channel region between the first channel region and the second channel region to separate the first channel region from the second channel region.Type: GrantFiled: September 25, 2020Date of Patent: December 6, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Sa Hwan Hong, Yong Hee Park, Kang Ill Seo
-
Patent number: 11515444Abstract: Disclosed are a micro light emitting diode substrate, a manufacturing method thereof, and a display device. At first step, providing a first growth substrate having a first growth surface which is provided with a first color micro light emitting diode unit; at second step, providing a receiving substrate having a receiving surface on which a plurality of receiving pads are arranged at intervals; at third step, fitting the first growth substrate to the receiving substrate such that each first color micro light emitting diode unit at a transfer position is fitted to one receiving pad; at fourth step, fixing the first color micro light emitting diode unit to the receiving surface through the receiving pad; at fifth step, peeling off the first color micro light emitting diode unit from the first growth substrate, to obtain the receiving substrate on which the first color micro light emitting diode unit is fixed.Type: GrantFiled: December 29, 2018Date of Patent: November 29, 2022Assignee: ELEC-TECH PHOTOELECTRIC TECHNOLOGY (DALIAN) CO., LTD.Inventors: Yongchang Sang, Shunli Chen, Minghai Zhao
-
Patent number: 11515288Abstract: A method includes providing a die having a contact pad on a top surface and forming a conductive protective layer over the die and covering the contact pad. A molding compound is formed over the die and the conductive protective layer. The conductive protective layer is exposed using a laser drilling process. A redistribution layer (RDL) is formed over the die. The RDL is electrically connected to the contact pad through the conductive protective layer.Type: GrantFiled: July 21, 2020Date of Patent: November 29, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chin-Chuan Chang, Tsei-Chung Fu, Jing-Cheng Lin
-
Patent number: 11508714Abstract: A semiconductor device comprising a plurality of cells comprising cells of a first group, a second group and a third group is provided. The cell of the first group comprises a first power supply wiring for supplying a first potential, is located between the two cells of the third group and separated therefrom in a row direction by a distance, and supplies the first potential to the cells of the second group via a wiring on a front-side of the substrate. At least one of the two cells of the third group comprises a second power supply wiring for supplying a second potential having a polarity is opposite the first potential or being a ground. A third power supply wiring on a backside of a substrate supplies the first potential. The first power supply wiring comprises a via coupled to the third power supply wiring.Type: GrantFiled: May 26, 2020Date of Patent: November 22, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Jack Liu
-
Patent number: 11508872Abstract: An alignment module and alignment method for transferring magnetic light-emitting die are provided, including a backplane having at least one cavity, a magnetic pull device and magnetic light-emitting die. The magnetic pull device is located below the cavity and disposed correspondingly to the cavity. The magnetic light-emitting die includes a magnetic metallic substrate and a peripheral electrode formed on the magnetic metallic substrate. The peripheral electrode is surrounding on the magnetic metallic substrate and formed adjacent to an inner edge of the magnetic metallic substrate. Depth of the cavity is designed as equal to a thickness of the magnetic metallic substrate such that the die is accommodated and aligning transferred to the backplane by using the cavity and magnetic pull device. By employing the proposed die alignment techniques, accurate alignment result is achieved and thereby the present invention is applied perfectly for industrial mass transfer technology.Type: GrantFiled: March 11, 2021Date of Patent: November 22, 2022Assignee: Ingentec CorporationInventors: Ai Sen Liu, Hsiang An Feng, Chia Wei Tu, Ya Li Chen
-
Patent number: 11508579Abstract: Implementations of die singulation systems and related methods may include forming a plurality of die on a first side of a substrate, forming a backside metal layer on a second side of a substrate, applying a photoresist layer over the backside metal layer, patterning the photoresist layer along a die street of the substrate, and forming a groove at the pattern of the photoresist layer only partially through a thickness of the backside metal layer. The groove may be located in the die street of the substrate. The method may also include etching through a remaining portion of the backside metal layer located in the die street, removing the photoresist layer, and singulating the plurality of die included in the substrate by removing substrate material in the die street.Type: GrantFiled: December 28, 2020Date of Patent: November 22, 2022Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Takashi Noma, Michael J. Seddon
-
Patent number: 11502028Abstract: A semiconductor package is described. The semiconductor packager includes a chip stack mounted over a package substrate, a first wire disposed over the package substrate, and a molding layer surrounding the chip stack and the first wire. The first wire has an acute angle.Type: GrantFiled: February 15, 2021Date of Patent: November 15, 2022Assignee: SK hynix Inc.Inventors: Chae Sung Lee, Jong Hoon Kim
-
Patent number: 11495670Abstract: Systems and methods are described herein to include an epitaxial metal layer between a rare earth oxide and a semiconductor layer. Systems and methods are described to grow a layered structure, comprising a substrate, a first rare earth oxide layer epitaxially grown over the substrate, a first metal layer epitaxially grown over the rare earth oxide layer, and a first semiconductor layer epitaxially grown over the first metal layer. Specifically, the substrate may include a porous portion, which is usually aligned with the metal layer, with or without a rare earth oxide layer in between.Type: GrantFiled: January 25, 2019Date of Patent: November 8, 2022Assignee: IQE plcInventors: Rodney Pelzel, Andrew Clark, Rytis Dargis, Michael Lebby, Richard Hammond
-
Patent number: 11495493Abstract: Implementations of die singulation systems and related methods may include forming a plurality of die on a first side of a substrate, forming a seed layer on a second side of a substrate opposite the first side of the substrate, using a shadow mask, applying a mask layer over the seed layer, forming a backside metal layer over the seed layer, removing the mask layer, and singulating the plurality of die included in the substrate through removing substrate material in the die street and through removing seed layer material in the die street.Type: GrantFiled: October 28, 2020Date of Patent: November 8, 2022Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Michael J. Seddon
-
Patent number: 11495576Abstract: A semiconductor package includes a first die including a signal region and a peripheral region bordering the signal region and having first vias in the peripheral region, a second die stacked on the first die and having second vias at positions corresponding to the first vias in the peripheral region, and first connection terminals between the first die and the second die that are configured to connect the second vias to the first vias, respectively. The peripheral region includes first regions and second regions configured to transmit different signals, which are alternately arranged in a first direction. The first vias are arranged in at least two rows along a second direction intersecting the first direction in each of the first and second regions.Type: GrantFiled: March 18, 2020Date of Patent: November 8, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyoungsoo Kim, Sunwon Kang, Seungduk Baek, Ho Geon Song, Kyung Suk Oh
-
Patent number: 11489086Abstract: A method of manufacturing light emitting elements includes: providing a wafer including a substrate formed of sapphire and having a first main surface and a second main surface, and a semiconductor layered body disposed on the first main surface of the substrate; irradiating a laser beam into the substrate to form a modified region inside the substrate, the modified region having a crack reaching the first main surface and a crack reaching the second main surface; irradiating CO2 laser to a region of the substrate overlapping with a region to which the laser beam has been irradiated; and cleaving the wafer along the modified region to obtain the light emitting elements each having a hexagonal shape in a plan view.Type: GrantFiled: June 22, 2020Date of Patent: November 1, 2022Assignee: NICHIA CORPORATIONInventors: Naoto Inoue, Minoru Yamamoto, Satoshi Okumura, Hiroki Okamoto, Hiroaki Tamemoto
-
Patent number: 11488958Abstract: A semiconductor device includes a landing pad on a substrate, a lower electrode on the landing pad, the lower electrode being electrically connected to the landing pad, a dielectric layer on the lower electrode, the dielectric layer extending along a profile of the lower electrode, an upper electrode on the dielectric layer, and an upper plate electrode on the upper electrode and including first fluorine (F) therein, wherein the upper plate electrode includes an interface facing the upper electrode, and wherein the upper plate electrode includes a portion in which a concentration of the first fluorine decreases as a distance from the interface of the upper plate electrode increases.Type: GrantFiled: June 30, 2020Date of Patent: November 1, 2022Inventors: Chang Mu An, Sang Yeol Kang, Young-Lim Park, Jong-Bom Seo, Se Hyoung Ahn
-
Patent number: 11482452Abstract: In a method of forming a contact plug in a semiconductor integrated circuit device, the contact plug may be formed in a process chamber of a substrate-processing apparatus. The process chamber may have a process space. The process chamber may include a substrate supporter placed in a lower region of the process space to support a semiconductor substrate, and a gas injector placed in an upper region of the process space to inject a gas to the semiconductor substrate. An insulating interlayer having a contact hole may be formed on the semiconductor substrate loaded into the process space. A nucleation layer may be formed on an inner surface of the contact hole and an upper surface of the insulating interlayer. A semi-bulk layer may be formed on the nucleation layer in a lower region of the contact hole. An inhibiting layer may be formed on the semi-bulk layer and the exposed nucleation layer. A main-bulk layer may be formed on the semi-bulk layer to fill the contact hole with the main-bulk layer.Type: GrantFiled: December 24, 2020Date of Patent: October 25, 2022Assignee: WONIK IPS CO., LTDInventors: Won Jun Yoon, Woo Hoon Sun, Seok Kyu Choi, Tae Sung Han, Dong Woo Kim, Jin Wu Park
-
Patent number: 11482669Abstract: A memory device may include a first conductor and a second conductor; a switching layer arranged between the first conductor and the second conductor, and one or more magnetic layers. The switching layer may be configured to have a switchable resistance in response to a change in voltage between the first conductor and the second conductor. The one or more magnetic layers may be arranged such that the one or more magnetic layers provide a magnetic field through the switching layer.Type: GrantFiled: September 10, 2019Date of Patent: October 25, 2022Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Jianxun Sun, Juan Boon Tan, Tu Pei Chen, Shyue Seng Tan
-
Patent number: 11482539Abstract: A memory die includes an alternating stack of insulating layers and electrically conductive layers, a memory opening vertically extending through the alternating stack, a memory opening fill structure located in the memory opening and including a memory film, a vertical semiconductor channel, a source region containing a metal silicide material contacting a first end of the vertical semiconductor channel, and a drain region containing a doped semiconductor material contacting a second end of the vertical semiconductor channel, and a source contact layer contacting the source region.Type: GrantFiled: October 28, 2020Date of Patent: October 25, 2022Assignee: SANDISK TECHNOLOGIES LLCInventors: Rahul Sharangpani, Raghuveer S. Makala, Fei Zhou, Adarsh Rajashekhar