Patents Examined by Brandon Fox
-
Patent number: 8878197Abstract: Disclosed are a light emitting device, a light emitting device package, and a lighting system. The light emitting device includes a substrate; a light emitting structure including a first conductive semiconductor layer, an active layer and a second conductive semiconductor layer, which are formed on the substrate such that a part of the first conductive semiconductor layer is exposed; a dielectric layer formed from a top surface of the second conductive semiconductor layer to an exposed top surface of the first conductive semiconductor layer; a second electrode on the second conductive semiconductor layer; and a first electrode on the exposed top surface of the first conductive semiconductor layer while making contact with a part of the dielectric layer on the second conductive semiconductor layer.Type: GrantFiled: February 14, 2011Date of Patent: November 4, 2014Assignee: LG Innotek Co., Ltd.Inventor: Sung Min Hwang
-
Patent number: 8878360Abstract: A stacked semiconductor device and method of manufacturing a stacked semiconductor device are described. The semiconductor device may include a reconstituted base layer having a plurality of embedded semiconductor chips. A first redistribution layer may contact the electrically conductive contacts of the embedded chips and extend beyond the boundary of one or more of the embedded chips, forming a fan-out area. Another chip may be stacked above the chips embedded in the base layer and be electrically connected to the embedded chips by a second redistribution layer. Additional layers of chips may be included in the semiconductor device.Type: GrantFiled: July 13, 2012Date of Patent: November 4, 2014Assignee: Intel Mobile Communications GmbHInventors: Thorsten Meyer, Gerald Ofner, Sven Albers
-
Patent number: 8871607Abstract: A method for producing a hybrid substrate, including a support substrate, a continuous buried insulator layer and, on this continuous layer, a hybrid layer including alternating zones of a first material and at least one second material, wherein these two materials are different by their nature and/or their crystallographic characteristics. The method forms a hybrid layer, including alternating zones of first and second materials, on a homogeneous substrate, assembles this hybrid layer, the continuous insulator layer and the support substrate, and eliminates a part at least of the homogeneous substrate, before or after the assembling.Type: GrantFiled: June 6, 2008Date of Patent: October 28, 2014Assignees: S.O.I. TEC Silicon on Insulator Technologies, Commissariat a l'Energie AtomiqueInventors: Thomas Signamarcheix, Franck Fournel, Hubert Moriceau
-
Patent number: 8872159Abstract: Ultraviolet or Extreme Ultraviolet and/or visible detector apparatus and fabrication processes are presented, in which the detector includes a thin graphene electrode structure disposed over a semiconductor surface to provide establish a potential in the semiconductor material surface and to collect photogenerated carriers, with a first contact providing a top side or bottom side connection for the semiconductor structure and a second contact for connection to the graphene layer.Type: GrantFiled: September 28, 2012Date of Patent: October 28, 2014Assignee: The United States of America, as represented by the Secretary of the NavyInventors: Francis J. Kub, Travis Anderson, Karl D. Hobart
-
Patent number: 8872160Abstract: Embodiments of the present disclosure describe structures and techniques to increase carrier injection velocity for integrated circuit devices. An integrated circuit device includes a semiconductor substrate, a first barrier film coupled with the semiconductor substrate, a quantum well channel coupled to the first barrier film, the quantum well channel comprising a first material having a first bandgap energy, and a source structure coupled to launch mobile charge carriers into the quantum well channel, the source structure comprising a second material having a second bandgap energy, wherein the second bandgap energy is greater than the first bandgap energy. Other embodiments may be described and/or claimed.Type: GrantFiled: April 29, 2013Date of Patent: October 28, 2014Assignee: Intel CorporationInventors: Marko Radosavljevic, Benjamin Chu-Kung, Gilbert Dewey, Niloy Mukherjee
-
Patent number: 8860057Abstract: The light emitting device 10 comprises a mounting substrate 11, LED chips 20 flip-chip bonded on the mounting substrate 11, and a glass sealing member 30 made of a plate-shaped glass material that seals the LED chips 20 formed on the mounting substrate 11. Here, the glass sealing member 30 is in a state in which fine voids are almost evenly dispersed and distributed between the powder grains of the glass material, and the powder grains are connected with each other, and the fine bumps/dips 30a are almost evenly dispersed and distributed on the surface of the glass sealing member 30.Type: GrantFiled: July 16, 2012Date of Patent: October 14, 2014Assignee: Toyoda Gosei Co., Ltd.Inventors: Seiji Yamaguchi, Koji Tasumi
-
Patent number: 8853665Abstract: Some embodiments include a construction having oxygen-sensitive structures directly over spaced-apart nodes. Each oxygen-sensitive structure includes an angled plate having a horizontal portion along a top surface of a node and a non-horizontal portion extending upwardly from the horizontal portion. Each angled plate has an interior sidewall where an inside corner is formed between the non-horizontal portion and the horizontal portion, an exterior sidewall in opposing relation to the interior sidewall, and lateral edges. Bitlines are over the oxygen-sensitive structures, and have sidewalls extending upwardly from the lateral edges of the oxygen-sensitive structures. A non-oxygen-containing structure is along the interior sidewalls, along the exterior sidewalls, along the lateral edges, over the bitlines, and along the sidewalls of the bitlines. Some embodiments include memory arrays, and methods of forming memory cells.Type: GrantFiled: July 18, 2012Date of Patent: October 7, 2014Assignee: Micron Technology, Inc.Inventors: Fabio Pellizzer, Cinzia Perrone
-
Patent number: 8852982Abstract: A photoelectric device is disclosed. The photoelectric device includes a semiconductor substrate, first and second semiconductor stacks having opposite conductive types and alternately arranged on a first surface of the semiconductor substrate, and a gap insulation layer formed between the first and second semiconductor stacks. An undercut may be formed in the gap insulation layer. A method of manufacturing a photoelectric device is also disclosed.Type: GrantFiled: March 15, 2013Date of Patent: October 7, 2014Assignee: Samsung SDI Co., Ltd.Inventors: June-Hyuk Jung, Young-Soo Kim, Sung-Chul Lee, Jae-Ho Shin, Dong-Hun Lee
-
Patent number: 8847248Abstract: A light-emitting device includes: a carrier; a light-emitting structure formed on the carrier, wherein the light-emitting structure has a first surface facing the carrier, a second surface opposite to the first surface, and an active layer between the first surface and the second surface; a plurality of first trenches extended from the first surface and passing through the active layer so a plurality of light-emitting units is defined; and a plurality of second trenches extended from the second surface and passing through the active layer of each of the plurality of light-emitting units.Type: GrantFiled: November 25, 2013Date of Patent: September 30, 2014Assignee: Epistar CorporationInventors: Chien-Fu Huang, Chao-Hsing Chen, Chiu-Lin Yao, Hsin-Mao Liu, Chien-Kai Chung
-
Patent number: 8847387Abstract: An integrated circuit structure includes a first work piece and a second work piece. The first work piece includes a copper bump at a main surface of the first work piece and having a first dimension; and a nickel-containing barrier layer over and adjoining the copper bump. The second work piece is bonded to the first work piece and includes a bond pad at a main surface of the second work piece; and a solder mask at the main surface of the second work piece and having a solder resist opening with a second dimension exposing a portion of the bond pad. A ratio of the first dimension to the second dimension is greater than about 1. Further, a solder region electrically connects the copper bump to the bond pad, with a vertical distance between the bond pad and the copper bump being greater than about 30 ?m.Type: GrantFiled: July 23, 2010Date of Patent: September 30, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Wen Hsiao, Yao-Chun Chuang, Chen-Shien Chen, Chen-Cheng Kuo, Ru-Ying Huang
-
Patent number: 8836128Abstract: A spacer etching process produces ultra-narrow conductive lines in a plurality of semiconductor dice. Sub-lithographic patterning of the conductive lines are compatible with existing aluminum and copper backend processing. A first dielectric is deposited onto the semiconductor dice and trenches are formed therein. A conductive film is deposited onto the first dielectric and the trench surfaces. All planar conductive film is removed from the faces of the semiconductor dice and bottoms of the trenches, leaving only conductive films on the trench walls, whereby “fence conductors” are created therefrom. Thereafter the gap between the conductive films on the trench walls are filled in with insulating material. A top portion of the insulated gap fill is thereafter removed to expose the tops of the fence conductors. Portions of the fence conductors and surrounding insulating materials are removed at appropriate locations to produce desired conductor patterns comprising isolated fence conductors.Type: GrantFiled: March 15, 2013Date of Patent: September 16, 2014Assignee: Microchip Technology IncorporatedInventor: Paul Fest
-
Patent number: 8822808Abstract: Provided are a photoelectric conversion device capable of controlling an absorbance of the red region at a wavelength of 600 nm or more, and an imaging device having an improved color reproduction by using the photoelectric device. Provided are a photoelectric conversion device that includes a pair of electrodes, and a photoelectric conversion layer disposed between the pair of electrodes, in which the photoelectric conversion layer contains a p-type semiconductor compound and two or more different kinds of unsubstituted fullerenes, and an imaging device that includes the photoelectric conversion device.Type: GrantFiled: March 24, 2011Date of Patent: September 2, 2014Assignee: FUJIFILM CorporationInventor: Mitsumasa Hamano
-
Patent number: 8815731Abstract: A semiconductor package and a method for fabricating the same. The semiconductor package includes a first substrate including a first pad, a second substrate spaced apart from the first substrate and where a second pad is formed to face the first pad, a first bump electrically connecting the first pad to the second pad, and a second bump mechanically connecting the first substrate to the second substrate is disposed between the first substrate where the first pad is not formed and the second substrate where the second pad is not formed. A coefficient of thermal expansion (CTE) of the second bump is smaller than that of the first bump.Type: GrantFiled: July 1, 2011Date of Patent: August 26, 2014Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Young Lyong Kim, Hyeongseob Kim, Jongho Lee, Eunchul Ahn
-
Patent number: 8809729Abstract: A system for determining accessibility of a tool to an object is provided. The system provides for selecting one or more sections on the object to be laser shock peened, selecting a region of interest on the one or more sections and determining a set of feasible solutions to access the selected region of interest on each of the one or more sections via use of an accessibility system.Type: GrantFiled: June 10, 2013Date of Patent: August 19, 2014Assignee: General Electric CompanyInventors: Mark Samuel Bailey, Michelle Rene Bezdecny, Stefan Andreas Moser
-
Patent number: 8808181Abstract: An implantable, miniaturized platform and a method for fabricating the platform is provided, where the e platform includes a top cover plate and a bottom substrate, top cover plate including an epitaxial, Si-encased substrate and is configured to include monolithically grown devices and device contact pads, the Si-encased substrate cover plate including a gold perimeter fence deposited on its Si covered outer rim and wherein the bottom substrate is constructed of Si and includes a plurality of partial-Si-vias (PSVs), electronic integrated circuits, device pads, pad interconnects and a gold perimeter fence, wherein the device pads are aligned with a respective device contact pad on the top cover plate and includes gold bumps having a predetermined height, the top cover plate and the bottom substrate being flip-chip bonded to provide a perimeter seal and to ensure electrical connectivity between the plurality of internal devices and at least one external component.Type: GrantFiled: March 4, 2013Date of Patent: August 19, 2014Inventors: Faquir Jain, Fotios Papadimitrakopoulos
-
Patent number: 8809131Abstract: In one aspect, a method of fabricating a nanowire FET device includes the following steps. A wafer is provided. At least one sacrificial layer and silicon layer are formed on the wafer in a stack. Fins are patterned in the stack. Dummy gates are formed over portions of the fins which will serve as channel regions, and wherein one or more portions of the fins which remain exposed will serve as source and drain regions. A gap filler material is deposited surrounding the dummy gates and planarized. The dummy gates are removed forming trenches in the gap filler material. Portions of the silicon layer (which will serve as nanowire channels) are released from the fins within the trenches. Replacement gates are formed within the trenches that surround the nanowire channels in a gate all around configuration. A nanowire FET device is also provided.Type: GrantFiled: July 17, 2012Date of Patent: August 19, 2014Assignee: International Business Machines CorporationInventors: Sarunya Bangsaruntip, Josephine B. Chang, Isaac Lauer, Jeffrey W. Sleight
-
Patent number: 8803246Abstract: An electronic component includes a high-voltage depletion-mode transistor and a low-voltage enhancement-mode transistor. A source electrode of the high-voltage depletion-mode transistor is electrically connected to a drain electrode of the low-voltage enhancement-mode transistor, and a gate electrode of the high-voltage depletion-mode transistor is electrically coupled to the source electrode of the low-voltage enhancement-mode transistor. The on-resistance of the enhancement-mode transistor is less than the on-resistance of the depletion-mode transistor, and the maximum current level of the enhancement-mode transistor is smaller than the maximum current level of the depletion-mode transistor.Type: GrantFiled: July 16, 2012Date of Patent: August 12, 2014Assignee: Transphorm Inc.Inventors: Yifeng Wu, Umesh Mishra, Srabanti Chowdhury
-
Patent number: 8802519Abstract: Semiconductor devices and fabrication methods are provided, in which fully silicided gates are provided. A lanthanide series metal is implanted into the gate electrode layer prior to silicidation and diffuses into the gate dielectric during an activation anneal. This process and resultant structure provides adjustment of the gate electrode work function, thereby tuning the threshold voltage of the resulting transistor.Type: GrantFiled: April 2, 2013Date of Patent: August 12, 2014Assignee: Texas Instruments IncorporatedInventors: Manfred Ramin, Michael F. Pas, Husam N. Alshareef
-
Patent number: 8804060Abstract: It is an object of the present invention to provide a method for preventing a breaking and poor contact, without increasing the number of steps, thereby forming an integrated circuit with high driving performance and reliability. The present invention applies a photo mask or a reticle each of which is provided with a diffraction grating pattern or with an auxiliary pattern formed of a semi-translucent film having a light intensity reducing function to a photolithography step for forming wires in an overlapping portion of wires. And a conductive film to serve as a lower wire of a two-layer structure is formed, and then, a resist pattern is formed so that a first layer of the lower wire and a second layer narrower than the first layer are formed for relieving a steep step.Type: GrantFiled: September 14, 2009Date of Patent: August 12, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Masayuki Sakakura, Hideto Ohnuma, Hideaki Kuwabara
-
Patent number: 8802542Abstract: The invention pertains to a combination of a substrate and a wafer, wherein the substrate and the wafer are arranged parallel to one another and bonded together with the aid of an adhesive layer situated between the substrate and the wafer, and wherein the adhesive is chosen such that its adhesive properties are neutralized or at least diminished when a predetermined temperature is exceeded. According to the invention, the adhesive layer is only applied annularly between the substrate and the wafer in the edge region of the wafer.Type: GrantFiled: July 22, 2013Date of Patent: August 12, 2014Inventor: Erich Thallner