Abstract: An image sensor may include: a photoelectric conversion layer suitable for converting light into an electrical signal; a spacer layer formed over the photoelectric conversion layer, and suitable for preventing light reflection while adjusting a focus; and a first condensing layer formed at the inner bottom of the spacer layer, and suitable for condensing incident light.
Type:
Grant
Filed:
June 20, 2016
Date of Patent:
October 31, 2017
Assignees:
SK Hynix Inc., POSTECH ACADEMY-INDUSTRY FOUNDATION
Abstract: Methods for stress control in thin silicon (Si) wafer-based semiconductor materials. By a specific interrelation of process parameters (e.g., temperature, reactant supply, time), a highly uniform nucleation layer is formed on the Si substrate that mitigates and/or better controls the stress (tensile and compressive) in subsequent layers formed on the thin Si substrate.
Abstract: Semiconductor devices are provided. The semiconductor devices include a substrate, a first interlayer insulating layer disposed on a front-side of the substrate, a TSV structure passing through the first interlayer insulating layer and the substrate. The TSV structure has a bottom end protruding from a back-side of the substrate, a back-side insulating layer and a back-side passivation layer disposed on the back-side of the substrate, and a bumping pad buried in the back-side insulating layer and the back-side passivation layer and disposed on the bottom end of the TSV structure. The bottom end of the TSV structure protrudes into the back-side bumping pad, and top surfaces of the back-side passivation layer and the back-side bumping pad are coplanar.
Type:
Grant
Filed:
November 30, 2015
Date of Patent:
October 31, 2017
Assignee:
SAMSUNG ELECTRONICS CO., LTD.
Inventors:
Ho-Jin Lee, Byunglyul Park, Jisoon Park, Jinho An
Abstract: A vibrator includes a base, a lid, and a functional element that is stored in a cavity formed by the base and the lid, in which the lid is provided with a sealing hole that penetrates through the lid and a sealing member that air-tightly seals the sealing hole, and in which the functional element includes a diffusion object shielding portion having a region of an accommodation opening which overlaps at least part of a region of a first opening of the sealing hole on a surface of the lid on the cavity side in a plan view of the functional element and the lid.
Abstract: A method of manufacturing a magnetoresistive stack/structure comprising etching through a second magnetic region to (i) provide sidewalls of the second magnetic region and (ii) expose a surface of a dielectric layer; depositing a first encapsulation layer on the sidewalls of the second magnetic region and over the dielectric layer; etching (i) the first encapsulation layer which is disposed over the exposed surface of the dielectric layer and (ii) re-deposited material disposed on the dielectric layer, wherein, thereafter a portion of the first encapsulation layer remains on the sidewalls of the second magnetic region. The method further includes depositing a second encapsulation layer: (i) on the first encapsulation layer disposed on the sidewalls of the second magnetic region and (ii) over the exposed surface of the dielectric layer; and etching the remaining layers of the stack/structure (via one or more etch processes).
Type:
Grant
Filed:
February 2, 2016
Date of Patent:
October 17, 2017
Assignee:
Everspin Technologies, Inc.
Inventors:
Sarin A. Deshpande, Kerry Joseph Nagel, Chaitanya Mudivarthi, Sanjeev Aggarwal
Abstract: An organic light emitting device including a first electrode connected to a thin film transistor formed on a substrate, a second electrode opposite to the first electrode, and an organic laminate formed between the first electrode and the second electrode and including a hole transport layer, a multilayer-light emitting structure, and an electron transport layer. The multilayer-light emitting structure includes at least two light emitting layers emitting light of different colors through recombination of electrons and holes injected through the first and second electrodes, and a charge transport control layer formed of a bipolar material transporting both electrons and holes at boundaries between the at least two light emitting layers and controlling the amount of charges transported between the at least two light emitting layers.
Abstract: Discussed is an organic light emitting display device that may include a first pixel on a substrate; a switching transistor with a first active layer provided inside the first pixel; a driving transistor with a second active layer provided inside the first pixel; a first light shielding layer overlapping the second active layer; and a second light shielding layer overlapping the first active layer, wherein the first light shielding layer is connected with the driving transistor, and the second light shielding layer is electrically insulated from the first light shielding layer.
Type:
Grant
Filed:
September 21, 2016
Date of Patent:
October 10, 2017
Assignee:
LG DISPLAY CO., LTD.
Inventors:
Kimin Choi, Yoonju Lee, Hongsuk Kim, Kwanghun Jeon
Abstract: An optoelectronic semiconductor component includes an optoelectronic semiconductor that is partly embedded into a shaped body, which is formed from a molding compound that at least partly covers at least two lateral faces and the rear surface of the optoelectronic semiconductor chip. A first contact layer and a second contact layer are arranged on the shaped body and are electrically connected to the optoelectronic semiconductor chip. A mounting face is arranged transversely in relation to the radiation passage face and is provided for mounting the optoelectronic semiconductor component.
Type:
Grant
Filed:
August 25, 2014
Date of Patent:
October 3, 2017
Assignee:
OSRAM Opto Semiconductors GmbH
Inventors:
Thomas Schwarz, Frank Singer, Jürgen Moosburger
Abstract: A bipolar junction transistor includes an emitter, a base contact, a collector and a shallow trench isolation. The base contact has two base fingers that form a corner to receive the emitter. The collector has two collector fingers extending along the base fingers of the base contact. The shallow trench isolation is disposed in between the emitter and the base contact and in between the base contact and the collector.
Abstract: Disclosed herein is a method of forming a device, comprising mounting a plurality of first interconnects on one or more first integrated circuit dies. One or more second integrated circuit dies are mounted on a first side of an interposer. The interposer is mounted at a second side to the first integrated circuit dies, the plurality of first interconnects disposed outside of the interposer. The interposer is mounted to a first side of a substrate by attaching the first interconnects to the substrate, the substrate in signal communication with one or more of the first integrated circuit dies through the first interconnects.
Abstract: Embodiments of the invention provide a method of forming a group III-V material utilized in thin film transistor devices. In one embodiment, a gallium arsenide based (GaAs) layer with or without dopants formed from a solution based precursor may be utilized in thin film transistor devices. The gallium arsenide based (GaAs) layer formed from the solution based precursor may be incorporated in thin film transistor devices to improve device performance and device speed. In one embodiment, a thin film transistor structure includes a gate insulator layer disposed on a substrate, a GaAs based layer disposed over the gate insulator layer, and a source-drain metal electrode layer disposed adjacent to the GaAs based layer.
Type:
Grant
Filed:
July 14, 2016
Date of Patent:
October 3, 2017
Assignee:
APPLIED MATERIALS, INC.
Inventors:
Kaushal K. Singh, Robert Jan Visser, Bhaskar Kumar
Abstract: A method for fabricating a semiconductor device includes forming a stacked structure on a substrate, forming a first interlayer dielectric covering the stacked structure, and forming a second interlayer dielectric covering the first interlayer dielectric. The stacked structure includes a stepwise shape. The first interlayer dielectric includes at least one step portion having a slope surface connecting a first top surface to a second top surface. The first top surface and the sloped surface define a first angle that is an obtuse angle. A level of the second top surface is higher than a level of the first top surface.
Type:
Grant
Filed:
December 9, 2015
Date of Patent:
October 3, 2017
Assignee:
Samsung Electronics Co., Ltd.
Inventors:
Jiwoon Im, Kwangchul Park, Jiyoun Seo, Jongmyeong Lee, Kyung-Tae Jang, Byungho Chun, Won-Seok Jung, Jongwan Choi, Tae-Jong Han
Abstract: A method for manufacturing a semiconductor device includes forming a first semiconductor layer on a substrate having a {100} crystallographic surface orientation, forming a second semiconductor layer on the substrate, patterning the first semiconductor layer and the second semiconductor layer into a first plurality of fins and a second plurality of fins, respectively, wherein the first and second plurality of fins extend vertically with respect to the substrate, covering the first plurality of fins and a portion of the substrate corresponding to the first plurality of fins, and epitaxially growing semiconductor layers on exposed portions of the second plurality of fins and on exposed portions of the substrate, wherein the epitaxially grown semiconductor layers on the exposed portions of the second plurality of fins increase a critical dimension of each of the second plurality of fins.
Type:
Grant
Filed:
June 20, 2016
Date of Patent:
September 19, 2017
Assignee:
International Business Machines Corporation
Inventors:
Marc A. Bergendahl, Kangguo Cheng, John R. Sporre, Sean Teehan
Abstract: A method for fabricating a semiconductor structure includes following steps. First, a first layer, a second layer and a third layer are sequentially formed on the substrate. The second layer is conformally disposed on the top surface of the first layer. The second layer and the first layer have different compositions, and the third layer and the second layer also have different compositions. Then, a planarizing process is performed on the third layer until portions of the second layer are exposed. Afterwards, hydrofluoric acid and aqueous oxidant are concurrently or sequentially provided to the remaining second and third layers. Finally, an etch back process is carried out to remove all the second layer and portions of the first layer.
Type:
Grant
Filed:
February 1, 2016
Date of Patent:
August 29, 2017
Assignee:
UNITED MICROELECTRONICS CORP.
Inventors:
Yi-Liang Ye, Kuang-Hsiu Chen, Chueh-Yang Liu, Yu-Ren Wang
Abstract: The present disclosure relates to a semiconductor package structure, including a die and a package substrate. The die includes a semiconductor substrate, multiple interconnect metal layers, and at least one inter-level dielectric disposed between ones of the interconnect metal layers. Each inter-level dielectric is formed of a low k material. An outermost interconnect metal layer has multiple first conductive segments exposed from a surface of the inter-level dielectric. The package substrate includes a substrate body and multiple second conductive segments exposed from a surface of the substrate body. The second conductive segments are electrically connected to the first conductive segments.
Type:
Grant
Filed:
September 15, 2014
Date of Patent:
August 29, 2017
Assignee:
ADVANCED SEMICONDUCTOR ENGINEERING, INC.
Abstract: Some embodiments relate to an electronic package. The electronic package includes a substrate that includes a plurality of buildup layers. A first die is embedded in one of the buildup layers on one side of the substrate. A second die is bonded to the substrate within a cavity on an opposing side of the substrate. The first die and the second die may be electrically connected to conductors within the plurality of buildup layers. Other embodiments relate to method of connecting a first die to a second die to form an electronic package. The method includes attaching a first die to a core and fabricating a substrate onto the core. The method further includes creating a cavity in another of the buildup layers on an opposing side of the substrate and attaching a second die to the substrate within the cavity.
Type:
Grant
Filed:
February 29, 2016
Date of Patent:
August 22, 2017
Assignee:
Intel Corporation
Inventors:
Harold Ryan Chase, Mathew J Manusharow, Mihir K Roy
Abstract: A method of forming features of a finFET structure includes forming fins on a surface of a substrate. A first liner is formed around each fin and a shallow trench isolation region is formed around each fin. A dopant layer is implanted in each fin. A portion of the shallow trench isolation region is etched from each fin. A first portion of the structure is blocked and the first liner replaced with a second liner in a second portion of the structure.
Type:
Grant
Filed:
October 10, 2016
Date of Patent:
August 22, 2017
Assignee:
INTERNATIONAL BUSINESS MACHINES CORPORATION
Abstract: A semiconductor device including: a first conductivity type transistor and a second conductivity type transistor, wherein each of the first conductivity type transistor and the second conductivity type includes agate insulating film formed on a base, a metal gate electrode formed on the gate insulating film, and side wall spacers formed at side walls of the metal gate electrode, wherein the gate insulating film is made of a high dielectric constant material, and wherein offset spacers are formed between the side walls of the metal gate electrode and the inner walls of the side wall spacers in any one of the first conductivity type transistor and the second conductivity type transistor, or offset spacers having different thicknesses are formed in the first conductivity type transistor and the second conductivity type transistor.
Abstract: One illustrative method disclosed includes, among other things, forming a vertically oriented semiconductor structure above a doped well region defined in a semiconductor substrate, the semiconductor structure comprising a lower source/drain region and an upper source/drain region, wherein the lower source/drain region physically contacts the upper surface of the substrate, forming a counter-doped isolation region in the substrate, forming a metal silicide region in the substrate above the counter-doped isolation region, wherein the metal silicide region is in physical contact with the lower source/drain region, and forming a lower source/drain contact structure that is conductively coupled to the metal silicide region.
Abstract: Techniques are disclosed for forming transistor devices having reduced parasitic contact resistance relative to conventional devices. The techniques can be implemented, for example, using a standard contact stack such as a series of metals on, for example, silicon or silicon germanium (SiGe) source/drain regions. In accordance with one example such embodiment, an intermediate boron doped germanium layer is provided between the source/drain and contact metals to significantly reduce contact resistance. Numerous transistor configurations and suitable fabrication processes will be apparent in light of this disclosure, including both planar and non-planar transistor structures (e.g., FinFETs), as well as strained and unstrained channel structures. Graded buffering can be used to reduce misfit dislocation. The techniques are particularly well-suited for implementing p-type devices, but can be used for n-type devices if so desired.
Type:
Grant
Filed:
May 23, 2016
Date of Patent:
August 1, 2017
Assignee:
Intel Corporation
Inventors:
Glenn A. Glass, Anand S. Murthy, Tahir Ghani