Patents Examined by Dang Nguyen
-
Patent number: 8472279Abstract: Methods and systems for channel skewing are described. One or more methods for channel skewing includes providing a number of groups of data signals to a memory component, each of the number of groups corresponding to a respective channel, and adjusting a phase of a group of data signals corresponding to at least one of the number of channels such that the group of data signals are skewed with respect to a group of data signals corresponding to at least one of the other respective channels.Type: GrantFiled: August 31, 2010Date of Patent: June 25, 2013Assignee: Micron Technology, Inc.Inventors: Travis E. Swanson, Paul J. Voit, Ryan M. Przybilla
-
Patent number: 8456924Abstract: A semiconductor memory device includes a data alignment unit configured to align data, which are sequentially inputted, in response to a data strobe signal, a latching operation control unit configured to receive the data strobe signal, and generate a latching control signal after an interval between a write operation and a next write operation elapses, a data latching unit configured to latch output signals of the data alignment unit in response to the latching control signal, and a data synchronization output unit configured to synchronize output signals of the data latching unit in response to a data input strobe signal, and output the synchronized signals to a plurality of data lines.Type: GrantFiled: August 13, 2010Date of Patent: June 4, 2013Assignee: Hynix Semiconductor Inc.Inventor: Choung-Ki Song
-
Patent number: 8451678Abstract: A semiconductor integrated circuit device has a negative voltage generation circuit provided at each power supply circuit unit for six memory macros. Therefore, the response with respect to variation in a negative voltage is increased. In a standby mode, a negative voltage supply line for the six memory macros is connected by a switch circuit, and only a negative voltage generation circuit of one power supply circuit unit among six negative voltage generation circuits of the six power supply circuit units is rendered active. Thus, increase in standby current can be prevented.Type: GrantFiled: April 5, 2011Date of Patent: May 28, 2013Assignee: Renesas Electronics CorporationInventors: Mihoko Akiyama, Futoshi Igaue, Kenji Yoshinaga, Masashi Matsumura, Fukashi Morishita
-
Patent number: 8451675Abstract: A memory system that includes a first bit line coupled to a first set of dynamic random access memory (DRAM) cells, a second (complementary) bit line coupled to a second set of DRAM cells, and a sense amplifier coupled to the first and second bit lines. The sense amplifier includes a pair of cross-coupled inverters (or a similar latching circuit) coupled between the first and second bit lines, as well as a first select transistor coupling the first bit line to a first global bit line, and a second select transistor coupling the second bit line to a second global bit line. The first and second select transistors are independently controlled, thereby enabling improved read and write access sequences to be implemented, whereby signal loss associated with bit line coupling is eliminated, ‘read bump’ conditions are eliminated, and late write conditions are eliminated.Type: GrantFiled: March 31, 2011Date of Patent: May 28, 2013Assignee: MoSys, Inc.Inventors: Richard S. Roy, Dipak K. Sikdar
-
Patent number: 8446786Abstract: The present disclosure includes methods, devices, and systems for outputting data particular quantization of data from memory devices and systems. Outputting data particular quantization of data can include enabling a particular one of a plurality of different quantizations of data. The particular one of the plurality of quantizations of data can then be output.Type: GrantFiled: January 20, 2011Date of Patent: May 21, 2013Assignee: Micron Technology, Inc.Inventor: Theodore T. Pekny
-
Patent number: 8441840Abstract: A semiconductor device comprises a memory cell including a capacitor and a select transistor with a floating body structure, a bit line connected to the select transistor, a bit line control circuit, and a sense amplifier amplifying a signal read out from the memory cell. The bit line control circuit sets the bit line to a first potential during a non-access period of the memory cell, and thereafter sets the bit line to a second potential during an access period of the memory cell. Thereby, the data retention time can be prolonged by reducing leak current at a data storage node of the memory cell so that an average consumption current for the data retention can be reduced.Type: GrantFiled: January 13, 2011Date of Patent: May 14, 2013Assignee: Elpida Memory, Inc.Inventor: Kazuhiko Kajigaya
-
Patent number: 8437175Abstract: In one embodiment, a bit-line interface is disclosed. The bit-line interface has a multiplexer having a plurality of bit-line outputs, and a write path coupled to a multiplexer signal input. The bit-line interface also has a read path coupled to the multiplexer signal input, wherein the read path and the write path share at least one component.Type: GrantFiled: February 29, 2012Date of Patent: May 7, 2013Assignee: Infineon Technologies AGInventors: Thomas Nirschl, Jan Otterstedt, Michael Bollu, Wolf Allers
-
Patent number: 8432755Abstract: Integrated circuit memory devices include an array of memory cells electrically coupled to a plurality of word lines and a word line driver circuit. The word line driver circuit includes a variable-width pulse generator having a first delay unit therein. The word line driver circuit is configured to drive a selected one of the plurality of word lines with a first word line signal having a leading edge synchronized with a leading edge of a clock signal and a trailing edge synchronized with a trailing edge of the clock signal when a one-half period of the clock signal is greater than a length of delay provided by the first delay unit.Type: GrantFiled: February 1, 2011Date of Patent: April 30, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-Ho Kang, Youngjae Son, Yongjin Yoon
-
Patent number: 8432758Abstract: A device for storing error information of a memory device includes a plurality of parent memories and a plurality of child memories. Each of the parent memories stores a row address and a column address of one defective cell. Each of the child memories stores a column address of a defective cell, having a row address identical to a row address stored in the corresponding parent memory, or a row address of a defective cell, having a column address identical to a column address stored in the corresponding parent memory. Herein, each of the parent memories stores information about information about whether a row repair must be performed to repair a defective cell stored in the parent memory and information about whether a column repair must be performed to repair a defective cell stored in the parent memory.Type: GrantFiled: December 30, 2010Date of Patent: April 30, 2013Assignee: Hynix Semiconductor Inc.Inventors: Woo-Sik Jeong, Kang-Chil Lee, Jeong-Ho Cho, Kyoung-Shub Lee, Il-Kwon Kang, Sungho Kang, Joo Hwan Lee
-
Patent number: 8427872Abstract: A nonvolatile memory device comprises a main memory cell array, a redundancy memory cell array, and a controller. The main memory cell array comprises a plurality of bit lines each connected to a plurality of strings arranged perpendicular to a substrate. The redundancy memory cell array comprises a plurality of redundancy bit lines each connected to a plurality of redundancy strings arranged perpendicular to the substrate. The controller is configured to control one of the redundancy bit lines to repair strings in the main memory cell array.Type: GrantFiled: January 18, 2011Date of Patent: April 23, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Doo Gon Kim
-
Patent number: 8422318Abstract: A semiconductor device, including a plurality of control signal generation units each generating a control signal that is enabled when a column enable signal and a row enable signal are enabled, and a plurality of local sense amplifiers each sensing and amplifying data transmitted via a pair of local input/output (I/O) lines and then outputting the amplified data via a pair of global I/O lines, in response to a read or write signal and a corresponding control signal.Type: GrantFiled: June 28, 2010Date of Patent: April 16, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Soo-Man Hwang
-
Patent number: 8416630Abstract: A nonvolatile memory cell is constructed using a floating-gate pFET readout transistor having its source tied to a power source (Vdd) and its drain providing a current, which can be sensed to determine the state of the cell. The gate of the pFET readout transistor provides for charge storage, which can be used to represent information such as binary bits. A control capacitor coupled between a first voltage source and the floating gate and a tunneling capacitor between a second voltage source and the floating gate are fabricated so that the control capacitor has much more capacitance than the tunneling capacitor. Manipulation of the voltages applied to the first voltage source and second voltage source controls an electric field across the capacitor structure and pFET dielectrics and thus Fowler-Nordheim tunneling of electrons on and off the floating gate, controlling the charge on the floating gate and the information stored thereon.Type: GrantFiled: January 3, 2012Date of Patent: April 9, 2013Assignee: Synopsys, Inc.Inventors: Alberto Pesavento, John D. Hyde
-
Patent number: 8411502Abstract: A method of programming a flash memory device comprises programming selected memory cells, performing a verification operation to determine whether the selected memory cells have reached a target program state, and determining a start point of the verification operation based on a programming characteristic associated with a detection of a pass bit during programming of an initial program state.Type: GrantFiled: December 9, 2010Date of Patent: April 2, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sang Yong Yoon, Ki Tae Park, Moo Sung Kim, Bo Geun Kim, Hyun jun Yoon
-
Patent number: 8411501Abstract: Provided is a method of programming a non-volatile memory device. The method includes applying a first programming pulse to a corresponding wordline of the non-volatile memory device, applying a second programming pulse to the wordline, wherein a voltage of the second programming pulse is different from that of the first programming pulse, and applying voltages to each bitline connected to the wordline, the voltages applied to each of the bitlines are different from each other according to a plurality of bit values to be programmed to corresponding memory cells in response to the first programming pulse or the second programming pulse.Type: GrantFiled: February 14, 2012Date of Patent: April 2, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-tae Park, Yeong-taek Lee
-
Patent number: 8411513Abstract: Techniques for providing a semiconductor memory device having hierarchical bit lines are disclosed. In one particular exemplary embodiment, the techniques may be realized as a semiconductor memory device including a plurality of memory cells and a plurality of local bit lines coupled directly to the plurality of memory cells. The semiconductor memory device may also include a multiplexer coupled to the plurality of local bit lines and a global bit line coupled to the multiplexer.Type: GrantFiled: December 21, 2010Date of Patent: April 2, 2013Assignee: Micron Technology, Inc.Inventor: Eric Carman
-
Patent number: 8406058Abstract: A read only memory (ROM) and an operating method thereof are provided. The read only memory includes: a control circuit, powered by a first power source for outputting a control signal within a first voltage range; a voltage shifter, for expanding the amplitude of the control signal to a second voltage range; a word line driver, powered by a second power source with a voltage which is higher than that of the first power source, for driving one of a plurality of word lines of a read only memory cell array according to the control signal which is expanded to be within the second voltage range; and an input/output circuit, for connecting the plurality of bit lines to read out messages.Type: GrantFiled: January 4, 2011Date of Patent: March 26, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ching-Wei Wu, Cheng-Hung Lee, He-Zhou Wan, Wei-Yang Jiang
-
Patent number: 8400847Abstract: A semiconductor integrated circuit device includes a write-read clock control signal generating unit that activates a read clock control signal and a write clock control signal in response to one of a write operational mode and a read operational mode after maintaining the read clock control signal and the write clock control signal at a deactivation state in response to one of an idle mode and a refresh operational mode, and a clock buffer that generates a read clock signal and a write clock signal in response to a clock signal, the read clock control signal, and the write clock control signal.Type: GrantFiled: August 5, 2011Date of Patent: March 19, 2013Assignee: SK hynix Inc.Inventor: Ki-Tae Kim
-
Patent number: 8400817Abstract: The semiconductor device includes a source line, a bit line, a first signal line, a second signal line, a word line, memory cells connected in parallel between the source line and the bit line, a first driver circuit electrically connected to the source line and the bit line, a second driver circuit electrically connected to the first signal line, a third driver circuit electrically connected to the second signal line, and a fourth driver circuit electrically connected to the word line. The memory cell includes a first transistor including a first gate electrode, a first source electrode, and a first drain electrode, a second transistor including a second gate electrode, a second source electrode, and a second drain electrode, and a capacitor. The second transistor includes an oxide semiconductor material.Type: GrantFiled: December 27, 2010Date of Patent: March 19, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama, Kiyoshi Kato
-
Patent number: 8400845Abstract: Column address strobe write latency (CWL) calibration including a method for calibrating a memory system. The method includes entering a test mode at a memory device and measuring a CWL at the memory device. A difference between the measured CWL and a programmed CWL is calculated. The calculated difference is transmitted to a memory controller that uses the calculated difference for adjusting a timing delay to match the measured CWL.Type: GrantFiled: January 6, 2011Date of Patent: March 19, 2013Assignee: International Business Machines CorporationInventors: Lydia M. Do, William M. Zevin
-
Patent number: 8400804Abstract: A representative memory device includes a cell array, at least one break cell that subdivides the cell array into bit cell arrays, and one or more power switches that are electrically coupled to the bit cell. In one embodiment, the break cell separates a connectivity of a first voltage and a second voltage between at least two bit cell arrays so that the bit cell arrays can be selectively coupled to either the first voltage or the second voltage using the power switches. The power switches control the connection of each separated bit cell array of the cell array to either the first voltage or second voltage.Type: GrantFiled: August 30, 2010Date of Patent: March 19, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yukit Tang, Kuoyuan Hsu, Derek Tao