Patents Examined by Duy T Nguyen
-
Patent number: 10804388Abstract: A semiconductor device 1 includes a trench gate structure 6 formed in a surface layer portion of a first principal surface of a semiconductor layer. A source region 10 and a well region 11 are formed in a surface layer portion of the first principal surface of the semiconductor layer at a side of the trench gate structure 6. The well region 11 is formed in a region at a side of the second principal surface of the semiconductor layer with respect to the source region 10. A channel is formed along the trench gate structure 6 in a portion of the well region 11. A multilayer region 22 is formed in a region between the trench gate structure 6 and the source region 10 in the semiconductor layer. The multilayer region 22 has a p type impurity region 20 formed in the surface layer portion of the first principal surface of the semiconductor layer and an n type impurity region 21 formed in a side of the second principal surface of the semiconductor layer with respect to the second conductivity type impurity region 20.Type: GrantFiled: January 16, 2017Date of Patent: October 13, 2020Assignee: ROHM CO., LTD.Inventors: Minoru Nakagawa, Seigo Mori, Takui Sakaguchi, Masatoshi Aketa, Yuki Nakano
-
Patent number: 10797083Abstract: The invention provides an array substrate and a method of making the same, wherein the array substrate includes: a base substrate; a metal layer formed on the base substrate; a passivation layer formed on the base substrate and the metal layer; a planarization layer formed on the passivation layer; a contact hole formed by etching the planarization layer and the passivation layer on the metal layer, to make the metal layer at least partially exposed by the contact hole, wherein a hole wall of the contact hole at the passivation layer is coplanar with the hole wall at the planarization layer or the hole wall of the contact hole at the passivation layer and the hole wall at the planarization layer form an obtuse angle; a continuous pixel electrode layer formed on the planarization layer and the contact hole, wherein the pixel electrode layer is connected to the metal layer.Type: GrantFiled: January 4, 2018Date of Patent: October 6, 2020Assignee: SHENZHEN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.Inventor: Wenhao Yuan
-
Patent number: 10797011Abstract: A method of forming solder bumps includes preparing a substrate having a surface on which a plurality of electrode pads are formed, forming a resist layer on the substrate, the resist layer having a plurality of openings, each of the openings being aligned with a corresponding electrode pad of the plurality of electrode pads, forming a conductive pillar in each of the openings of the resist layer, forming conductive layers to cover at least side walls of the resist layer in the openings to block gas emanating from the resist layer, filling molten solder in each of the openings in which the conductive layers has been formed and removing the resist layer.Type: GrantFiled: April 27, 2017Date of Patent: October 6, 2020Assignee: International Business Machines CorporationInventors: Toyohiro Aoki, Takashi Hisada, Hiroyuki Mori, Eiji Nakamura, Yasumitsu Orii
-
Patent number: 10797126Abstract: The present disclosure provides a display device and a manufacturing method thereof, and a display panel. The display panel may include a substrate defining a through hole; a driving wiring carried on the substrate; a solder pad being arranged on a back surface of the substrate. A first end of the driving wiring is located on a front surface of the substrate, and a second end of the driving wiring is connected to the solder pad via the through hole.Type: GrantFiled: August 23, 2018Date of Patent: October 6, 2020Assignee: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUCTOR DISPLAY TECHNOLOGY CO., LTD.Inventor: Ji-Feng Chen
-
Patent number: 10790175Abstract: Embodiments include a real time etch rate sensor and methods of for using a real time etch rate sensor. In an embodiment, the real time etch rate sensor includes a resonant system and a conductive housing. The resonant system may include a resonating body, a first electrode formed over a first surface of the resonating body, a second electrode formed over a second surface of the resonating body, and a sacrificial layer formed over the first electrode. In an embodiment, at least a portion of the first electrode is not covered by the sacrificial layer. In an embodiment, the conductive housing may secure the resonant system. Additionally, the conductive housing contacts the first electrode, and at least a portion of an interior edge of the conductive housing may be spaced away from the sacrificial layer.Type: GrantFiled: April 17, 2018Date of Patent: September 29, 2020Assignee: Applied Materials, Inc.Inventors: Philip Allan Kraus, Timothy Joseph Franklin
-
Patent number: 10790367Abstract: A high-voltage metal-oxide-semiconductor field-effect transistor applied to a high-voltage range includes a substrate, an epitaxial layer, a plurality of first doped regions, a plurality of first trenches, a plurality of second trenches, a plurality of second doped regions, and a metal layer. The epitaxial layer is disposed on the substrate and used as a drain electrode. The plurality of first doped regions are disposed in the epitaxial layer. The plurality of first trenches are disposed on the plurality of doped regions in a spaced manner. Each of the first trenches has a first trench oxide layer and a first semiconductor layer which is connected to a source electrode. The plurality of second trenches are disposed between each of the first trenches in a spaced manner. Each of the second trenches has a second trench oxide layer and a second semiconductor layer which is connected to a gate electrode.Type: GrantFiled: March 15, 2019Date of Patent: September 29, 2020Assignee: Cystech Electronics Corp.Inventors: Hsin-Yu Hsu, Chen-Huang Wang
-
Patent number: 10790265Abstract: A semiconductor device structure is provided. The semiconductor device structure has a first surface and a second surface. A first charged layer is disposed over the second surface. A dielectric layer separates a surface of the first charged layer that is closest to the semiconductor substrate from the second surface of the semiconductor substrate. A second charged layer is over the first charged layer. The first charged layer and the second charged layer are different materials and have a same charge polarity.Type: GrantFiled: December 19, 2017Date of Patent: September 29, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Min-Feng Kao, Dun-Nian Yaung, Jen-Cheng Liu, Jeng-Shyan Lin, Hsun-Ying Huang
-
Patent number: 10790335Abstract: A method for making a metal oxide semiconductor carbon nanotube thin film transistor circuit. A p-type carbon nanotube thin film transistor and a n-type carbon nanotube thin film transistor are formed on an insulating substrate and stacked with each other. The p-type carbon nanotube thin film transistor includes a first semiconductor carbon nanotube layer, a first drain electrode, a first source electrode, a functional dielectric layer, and a first gate electrode. The n-type carbon nanotube thin film transistor includes a second semiconductor carbon nanotube layer, a second drain electrode, a second source electrode, a first insulating layer, and a second gate electrode. The first drain electrode and the second drain electrode are electrically connected with each other. The first gate electrode and the second gate electrode are electrically connected with each other.Type: GrantFiled: November 8, 2018Date of Patent: September 29, 2020Assignees: Tsinghua University, HON HAI PRECISION INDUSTRY CO., LTD.Inventors: Yu-Dan Zhao, Qun-Qing Li, Xiao-Yang Xiao, Guan-Hong Li, Yuan-Hao Jin, Shou-Shan Fan
-
Patent number: 10784421Abstract: A method of producing an optoelectronic component includes providing a carrier having an upper side; providing a mat configured as a fiber-matrix semifinished product and having a through-opening; arranging an optoelectronic semiconductor chip over the upper side of the carrier; arranging the mat over the upper side of the carrier such that the optoelectronic semiconductor chip is arranged in the opening of the mat; and compacting the mat to form a composite body including the mat and the optoelectronic semiconductor chip.Type: GrantFiled: August 23, 2017Date of Patent: September 22, 2020Assignee: OSRAM OLED GmbHInventors: Markus Boss, Tobias Gebuhr
-
Patent number: 10784356Abstract: A method to integrate silicon-oxide-nitride-oxide-silicon (SONOS) transistors into a complementary metal-oxide-semiconductor (CMOS) flow including a triple gate oxide structure. The memory device may include a non-volatile memory (NVM) transistor that has a charge-trapping layer and a blocking dielectric, a first field-effect transistor (FET) including a first gate oxide of a first thickness, a second FET including a second gate oxide of a second thickness, a third FET including a third gate oxide of a third thickness, in which the first thickness is greater than the second thickness and the second thickness is greater than the third thickness.Type: GrantFiled: August 8, 2018Date of Patent: September 22, 2020Assignee: LONGITUDE FLASH MEMORY SOLUTIONS LTD.Inventors: Krishnaswamy Ramkumar, Igor Kouznetsov, Venkatraman Prabhakar, Ali Keshavarzi
-
Patent number: 10777455Abstract: A method for forming a semiconductor device structure is provided. A gate structure and a source/drain contact structure are formed over a substrate. The gate structure is covered with a capping layer. The capping layer and the source/drain contact structure are successively covered with a first insulating layer and a second insulating layer. A via opening is formed in the second insulating layer to expose the first insulating layer above the source/drain contact structure. The exposed first insulating layer is recessed using a first etching gas mixture including an oxygen gas, to leave a portion of the first insulating layer. The left portion of the first insulating layer using a second etching gas mixture including a hydrogen gas, to expose the source/drain contact structure. A conductive material is formed in the via opening to electrically connect the source/drain contact structure.Type: GrantFiled: January 29, 2019Date of Patent: September 15, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chun-Jui Huang, Li-Te Lin, Pinyen Lin
-
Patent number: 10770537Abstract: Resistor elements and methods of forming the resistor elements generally include increasing resistivity by diffusing nitrogen ions from an underlying dielectric layer into a metal resistor layer defining the resistor elements. One or more embodiments include a first resistor element and at least one additional resistor element disposed on a first dielectric material and at least one additional dielectric material, respectively, of a dielectric layer. The first dielectric material is different from the at least one additional dielectric material, and the first resistor element has a different resistivity than the at least one additional resistor element.Type: GrantFiled: August 30, 2017Date of Patent: September 8, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Chih-Chao Yang
-
Patent number: 10756201Abstract: A process of making a short-circuited diode that changes the properties of an electric current that passes through the short-circuited diode so that the current does not harm a human that contacts the current after it passes through the diode.Type: GrantFiled: February 20, 2019Date of Patent: August 25, 2020Inventors: John Jairo Pacheco Peña, Jorge Luis Jimenez
-
Patent number: 10756247Abstract: An LED (Light Emitting Diode) module includes an LED unit having one or more LED chips and a case. The case includes: a body including a base plate made of ceramic, the base plate having a main surface and a bottom surface opposite to the main surface; a through conductor penetrating through the base plate; and one or more pads formed on the main surface and making conductive connection with the through conductor, the pads mounting thereon the LED unit. The through conductor includes a main surface exposed portion exposed to the main surface and overlapping the LED unit when viewed from top, a bottom surface reaching portion connected to the main surface exposed portion and reaching the bottom surface. The pads cover at least a portion of the main surface exposed portion.Type: GrantFiled: July 12, 2018Date of Patent: August 25, 2020Assignee: Rohm Co., LTD.Inventors: Masahiko Kobayakawa, Shinji Isokawa, Riki Shimabukuro
-
Patent number: 10756081Abstract: The invention relates to an avalanche diode that can be employed as an ESD protection device. An avalanche ignition region is formed at the p-n junction of the diode and includes an enhanced defect concentration level to provide rapid onset of avalanche current. The avalanche ignition region is preferably formed wider than the diode depletion zone, and is preferably created by placement, preferably by ion implantation, of an atomic specie different from that of the principal device structure. The doping concentration of the placed atomic specie should be sufficiently high to ensure substantially immediate onset of avalanche current when the diode breakdown voltage is exceeded. The new atomic specie preferably comprises argon or nitrogen, but other atomic species can be employed. However, other means of increasing a defect concentration level in the diode depletion zone, such as an altered annealing program, are also contemplated.Type: GrantFiled: October 12, 2017Date of Patent: August 25, 2020Assignee: Infineon Technologies AGInventors: Jens Schneider, Kai Esmark, Martin Wendel
-
Patent number: 10756093Abstract: Some embodiments include a method of forming an integrated assembly. Conductive blocks are formed over a construction. Each of the conductive blocks is over a set which includes a pair of storage-element-contact-regions and a digit-line-contact-region. Each of the conductive blocks is entirely laterally surrounded by first insulative material. Central regions of the conductive blocks are removed to split each of the conductive blocks into a first conductive portion over one of the storage-element-contact-regions and a second conductive portion over another of the storage-element-contact-regions. Second insulative material is formed between the first and second conductive portions. Digit-lines are coupled with the digit-line-contact-regions, and storage-elements are coupled with the storage-element-contact-regions.Type: GrantFiled: March 6, 2019Date of Patent: August 25, 2020Assignee: Micron Technology, Inc.Inventors: Deepak Chandra Pandey, Kamal M. Karda, Haitao Liu
-
Patent number: 10748732Abstract: A microelectromechanical light emitter component comprises an emitter layer structure of the microelectromechanical light emitter component and an inductive structure of the microelectromechanical light emitter component. The inductive structure of the microelectromechanical light emitter component is configured to generate current in the emitter layer structure by electromagnetic induction, such that the emitter layer structure emits light. The emitter layer structure is electrically insulated from the inductive structure.Type: GrantFiled: November 12, 2018Date of Patent: August 18, 2020Assignee: Infineon Technologies AGInventors: Matthias Eberl, Franz Jost, Stefan Kolb
-
Patent number: 10737935Abstract: In accordance with an embodiment, a MEMS sensor includes a MEMS arrangement having a movable electrode and a stator electrode arranged opposite the movable electrode. The MEMS sensor includes a first bias voltage source, which is connected to the stator electrode and which is configured to apply a first bias voltage to the stator electrode. The MEMS sensor further includes a common-mode read-out circuit connected to the stator electrode by a capacitive coupling and comprising a second bias voltage source, which is configured to apply a second bias voltage to a side of the capacitive coupling that faces away from the stator electrode.Type: GrantFiled: July 31, 2018Date of Patent: August 11, 2020Assignee: Infineon Technologies AGInventors: Alfons Dehe, Marc Fueldner, Andreas Wiesbauer
-
Patent number: 10734569Abstract: According to one embodiment, an electronic circuit includes a superconducting element and a supplier. The superconducting element includes first and second conductive components. The first conductive component includes first and second ends, and a first portion. The first end is capacitively coupled to a first quantum bit having a first characteristic frequency. The second end is capacitively coupled to a second quantum bit having a second characteristic frequency. The first portion is between the first and second ends. The second conductive component includes third end and fourth ends, and a Josephson junction provided between the third and fourth ends. The fourth end is capacitively coupled to the first portion. The supplier supplies a microwave to the third end. The microwave includes one of a first, a second, or a third wave. The second wave includes fourth and fifth waves. The third wave includes sixth and seventh waves.Type: GrantFiled: February 15, 2019Date of Patent: August 4, 2020Assignee: Kabushiki Kaisha ToshibaInventor: Hayato Goto
-
Patent number: 10734287Abstract: A method of fabricating a vertical fin field effect transistor with a merged top source/drain, including, forming a source/drain layer at the surface of a substrate, forming a plurality of vertical fins on the source/drain layer; forming protective spacers on each of the plurality of vertical fins, forming a sacrificial plug between two protective spacers, forming a filler layer on the protective spacers not in contact with the sacrificial plug, and selectively removing the sacrificial plug to form an isolation region trench between the two protective spacers.Type: GrantFiled: October 3, 2017Date of Patent: August 4, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Xin Miao, Wenyu Xu, Chen Zhang