Patents Examined by Fazli Erdem
-
Patent number: 11244831Abstract: A transistor device is provided. The transistor device includes a substrate, a channel layer on the substrate, the channel layer including a GaN material, a barrier layer that is on the channel layer and that includes an AlGaN material, a drain electrode that is on the barrier layer in a drain region of the device, a source ohmic structure that is at least partially recessed into the barrier layer in a source region of the device, a source electrode that is on the source ohmic structure and a gate contact that is on the barrier layer and that is in a gate region of the device that is between the drain region and the source region.Type: GrantFiled: July 3, 2019Date of Patent: February 8, 2022Assignee: Wolfspeed, Inc.Inventors: Saptharishi Sriram, Yueying Liu
-
Patent number: 11245016Abstract: A semiconductor apparatus has a silicon carbide substrate heavily doped with the first conductivity type and a lightly doped silicon carbide drift region of the first conductivity type over the silicon carbide substrate. A first body region in the drift region is doped with second conductivity type opposite the first. A first source region in the first body region is heavily doped with the first conductivity type. A gate trench is formed in the first source region and first body region. At least one sidewall of the gate trench is parallel to a crystal plane of the silicon carbide structure having greater carrier mobility than a C-face thereof. The gate trench extends a length of the first body region and the source region to a separation region laterally adjacent to the first region wherein the separation region is in the drift region.Type: GrantFiled: January 31, 2020Date of Patent: February 8, 2022Assignee: ALPHA AND OMEGA SEMICONDUCTOR (CAYMAN) LTD.Inventors: David Sheridan, Vipindas Pala, Madhur Bobde
-
Patent number: 11239315Abstract: The present disclosure generally relates to semiconductor structures and, more particularly, to dual trench isolation structures and methods of manufacture. The structure includes: a doped well region in a substrate; a dual trench isolation region within the doped well region, the dual trench isolation region comprising a first isolation region of a first depth and a second isolation region of a second depth, different than the first depth; and a gate structure on the substrate and extending over a portion of the dual trench isolation region.Type: GrantFiled: February 3, 2020Date of Patent: February 1, 2022Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Shiv Kumar Mishra, Baofu Zhu, Arkadiusz Malinowski, Kaushikee Mishra
-
Patent number: 11233156Abstract: A memory device includes a semiconductor fin, a floating gate, a control gate, a source region, an erase gate, and a select gate. The floating gate is above and conformal to the semiconductor fin. The control gate is above the floating gate. The source region is in the semiconductor fin. The erase gate is above the source region and adjacent the control gate. The select gate is above the semiconductor fin. The control gate is between the erase gate and the select gate.Type: GrantFiled: January 15, 2020Date of Patent: January 25, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Wei-Cheng Wu, Chih-Ren Hsieh
-
Patent number: 11233170Abstract: A transfer-printable (e.g., micro-transfer-printable) device source wafer comprises a growth substrate comprising a growth material, a plurality of device structures comprising one or more device materials different from the growth material, the device structures disposed on and laterally spaced apart over the growth substrate, each device structure comprising a device, and a patterned dissociation interface disposed between each device structure of the plurality of device structures and the growth substrate. The growth material is more transparent to a desired frequency of electromagnetic radiation than at least one of the one or more device materials. The patterned dissociation interface has one or more areas of relatively greater adhesion each defining an anchor between the growth substrate and a device structure of the plurality of device structures and one or more dissociated areas of relatively lesser adhesion between the growth substrate and the device structure of the plurality of device structures.Type: GrantFiled: January 30, 2020Date of Patent: January 25, 2022Assignee: X Display Company Technology LimitedInventors: Brook Raymond, Christopher Andrew Bower, Matthew Meitl, Ronald S. Cok
-
Patent number: 11211484Abstract: The present disclosure describes vertical transistor device and methods of making the same. The vertical transistor device includes substrate layer of first conductivity type, drift layer of first conductivity type formed over substrate layer, body region of second conductivity type extending vertically into drift layer from top surface of drift layer, source region of first conductivity type extending vertically from top surface of drift layer into body region, dielectric region including first and second sections formed over top surface, buried channel region of first conductivity type at least partially sandwiched between body region on first side and first and second sections of dielectric region on second side opposite to first side, gate electrode formed over dielectric region, and drain electrode formed below substrate layer. Dielectric region laterally overlaps with portion of body region. Thickness of first section is uniform and thickness of second section is greater than first section.Type: GrantFiled: February 10, 2020Date of Patent: December 28, 2021Assignee: Monolithic Power Systems, Inc.Inventors: Vipindas Pala, Sundarsan Uppili
-
Patent number: 11205706Abstract: In a method of manufacturing a semiconductor device, a fin structure, in which first semiconductor layers and second semiconductor layers are alternately stacked, is formed. A sacrificial gate structure is formed over the fin structure. A source/drain region of the fin structure, which is not covered by the sacrificial gate structure, is etched, thereby forming a source/drain space. The first semiconductor layers are laterally etched through the source/drain space. A first insulating layer is formed, in the source/drain space, at least on etched first semiconductor layers. A source/drain epitaxial layer is formed in the source/drain space, thereby forming air gaps between the source/drain epitaxial layer and the first semiconductor layers.Type: GrantFiled: October 18, 2019Date of Patent: December 21, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Lin Yang, Tung Ying Lee, Shao-Ming Yu, Chao-Ching Cheng, Tzu-Chiang Chen, Chao-Hsien Huang
-
Patent number: 11201215Abstract: A semiconductor metal-oxide-semiconductor field effect transistor (MOSFET) transistor with increased on-state current obtained through intrinsic bipolar junction transistor (BJT) of MOSFET has been described. Methods of operating the MOS transistor are provided.Type: GrantFiled: December 13, 2019Date of Patent: December 14, 2021Assignee: Zeno Semiconductor, Inc.Inventors: Jin-Woo Han, Yuniarto Widjaja, Zvi Or-Bach, Dinesh Maheshwari
-
Patent number: 11195851Abstract: The present technology provides a semiconductor memory device. The semiconductor memory device includes a source film spaced from a substrate and disposed on the substrate, a conductive contact plug penetrating the source film, and a dummy stack body including dummy interlayer insulating films and sacrificial insulating films alternately stacked on the conductive contact plug.Type: GrantFiled: October 31, 2019Date of Patent: December 7, 2021Assignee: SK hynix Inc.Inventors: Jae Taek Kim, Young Ock Hong
-
Patent number: 11189698Abstract: Disclosed is a semiconductor power device, including a semiconductor substrate; a MOSFET region formed on the semiconductor substrate, where the MOSFET region includes at least one MOSFET unit; and at least one collector region located in the semiconductor substrate, where the collector region and the MOSFET unit form an insulated gate bipolar transistor.Type: GrantFiled: November 26, 2018Date of Patent: November 30, 2021Assignee: SUZHOU ORIENTAL SEMICONDUCTOR CO., LTDInventors: Yuanlin Yuan, Wei Liu, Zhendong Mao, Lei Liu, Rui Wang, Yi Gong
-
Patent number: 11183554Abstract: A display device includes a first signal line including a first layer disposed on a substrate and containing aluminum (Al), a second layer disposed on the first layer and containing titanium nitride (TiNx), and a third layer disposed on the second layer and containing titanium (Ti), a second signal line crossing the first signal line, a first transistor including a first gate electrode connected to the first signal line and a first source electrode connected to the second signal line, and an organic light emitting diode disposed in a display area of the substrate to generate light corresponding to a data signal applied to the second signal line.Type: GrantFiled: December 10, 2019Date of Patent: November 23, 2021Inventors: Dongmin Lee, Sangwoo Sohn, Sukyoung Yang, Dokeun Song, Kyeong Su Ko, Sanggab Kim, Sangwon Shin, Hyuneok Shin, Yunjong Yeo, Joongeol Lee
-
Patent number: 11183590Abstract: A semiconductor device including a semiconductor substrate of a first conductivity type, a first semiconductor layer of the first conductivity type, provided at a front surface of the semiconductor substrate and having an impurity concentration lower than that of the semiconductor substrate, a second semiconductor layer of a second conductivity type, selectively provided on the first semiconductor layer, a first semiconductor region of the first conductivity type, selectively provided in the second semiconductor layer and having an impurity concentration higher than that of the semiconductor substrate, a trench penetrating the first semiconductor region and the second semiconductor layer, to reach the first semiconductor layer, and a gate electrode provided in the trench, via a gate insulating film. The trench has a sidewall that includes a terrace portion, surface roughness of the terrace portion being at most 0.1 nm.Type: GrantFiled: August 3, 2020Date of Patent: November 23, 2021Assignee: FUJI ELECTRIC CO., LTD.Inventors: Tae Tawara, Shinji Fujikake, Aki Takigawa, Hidekazu Tsuchida, Koichi Murata
-
Patent number: 11177325Abstract: Providing a light-emitting element emitting light in a broad emission spectrum. A combination of a first organic compound and a second organic compound forms an exciplex. The first organic compound has a function of converting triplet-excitation energy into light emission. The lowest triplet excitation level of the second organic compound is higher than or equal to the lowest triplet excitation level of the first organic compound, and the lowest triplet excitation level of the first organic compound is higher than or equal to the lowest triplet excitation level of the exciplex. Light emission from a light-emitting layer includes light emission from the first organic compound and light emission from the exciplex.Type: GrantFiled: September 24, 2018Date of Patent: November 16, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takeyoshi Watabe, Satomi Mitsumori, Nobuharu Ohsawa, Harue Osaka, Kunihiko Suzuki, Satoshi Seo
-
Patent number: 11171266Abstract: Pre-formed wavelength conversion elements are attached to light emitting elements and are shaped to reduce repeated occurrences of total internal reflection. The sides of the shaped elements may be sloped or otherwise shaped so as to introduce a change in the angle of incidence of reflected light upon the light extraction surface of the wavelength conversion element. The pre-formed wavelength conversion elements may be configured to extend over an array of light emitting elements, with features between the light emitting elements that are shaped to reduce repeated occurrences of total internal reflection.Type: GrantFiled: July 31, 2018Date of Patent: November 9, 2021Assignee: Lumileds LLCInventors: Clarisse Mazuir, Qingwei Mo, Mei-Ling Kuo, Lin Li, Oleg Borisovich Shchekin
-
Patent number: 11171232Abstract: A high voltage device for use as a lower switch in a power stage of a switching regulator includes at least one lateral diffused metal oxide semiconductor (LDMOS) device and at least one Schottky barrier diode (SBD). The LDMOS device includes: a well, a body region, a gate, a source, and a drain. The SBD includes a Schottky metal layer and a Schottky semiconductor layer. The Schottky metal layer is electrically connected to the source, and the Schottky semiconductor layer is in contact with the well.Type: GrantFiled: December 11, 2019Date of Patent: November 9, 2021Assignee: RICHTEK TECHNOLOGY CORPORATIONInventor: Tsung-Yi Huang
-
Patent number: 11164961Abstract: A method includes receiving a substrate; forming on the substrate a semiconductor fin; an isolation structure surrounding the semiconductor fin; and first and second dielectric fins above the isolation structure and sandwiching the semiconductor fin; depositing a spacer feature filling spaces between the semiconductor fin and the first and second dielectric fins; performing an etching process to recess the semiconductor fin, resulting in a trench between portions of the spacer feature; and epitaxially growing a semiconductor material in the trench.Type: GrantFiled: November 18, 2019Date of Patent: November 2, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kuo-Cheng Ching, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 11158546Abstract: A semiconductor arrangement is provided comprising a guard region. The semiconductor arrangement comprises an active region disposed on a first side of the guard region. The active region comprises an active device. The guard region of the semiconductor arrangement comprises residue from the active region. A method of forming a semiconductor arrangement is also provided.Type: GrantFiled: November 25, 2019Date of Patent: October 26, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Harry-Hak-Lay Chuang, Wei Cheng Wu, Chin-Yi Huang, Shih-Chang Liu
-
Patent number: 11152506Abstract: A semiconductor device includes an extended drain finFET. The drain drift region of the finFET extends between a drain contact region and a body of the finFET. The drain drift region includes an enhanced portion of the drain drift region between the drain contact region and the body. The drain drift region also includes a first charge balance region and a second charge balance region laterally adjacent to, and on opposite sides of, the enhanced portion of the drain drift region. The enhanced portion of the drain drift region and the drain contact region have a first conductivity type; the body, the first charge balance region, and the second charge balance region have a second, opposite, conductivity type. The drain drift region is wider than the body.Type: GrantFiled: June 15, 2020Date of Patent: October 19, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Ming-Yeh Chuang
-
Patent number: 11152540Abstract: A light emitting diode structure includes a semiconductor stack and a supporting breakpoint. The semiconductor stack includes a first semiconductor layer, a light emitting layer, and a second semiconductor layer. The first semiconductor layer has a light emitting surface exposed outside and the light emitting surface has a rough texture. The light emitting layer is disposed on the first semiconductor layer. The second semiconductor layer is disposed on the light emitting layer, and the second semiconductor layer has a type that is different from the first semiconductor layer. The supporting breakpoint is on the light emitting surface. The light emitting diode structure can be applied in wide color gamut (WCG) backlight module or ultra-thin backlight module.Type: GrantFiled: July 29, 2019Date of Patent: October 19, 2021Assignee: Lextar Electronics CorporationInventor: Shiou-Yi Kuo
-
Patent number: 11152342Abstract: A receiver optical module that receives an optical signal and generating an electrical signal corresponding to the optical signal is disclosed. The module includes a photodiode (PD), a sub-mount, a pre-amplifier, and a stem. The sub-mount, which is made of insulating material, mounts the PD thereon. The pre-amplifier, which receives the photocurrent generated by the PD, mounts the PD through the sub-mount with an adhesive. The pre-amplifier generates an electrical signal corresponding to the photocurrent and has signal pads and other pads. The stem, which mounts the pre-amplifier, provides lead terminals wire-bonded with the signal pads of the pre-amplifier. The signal pads make distances against the sub-mount that are greater than distances from the other pads to the sub-mount.Type: GrantFiled: June 29, 2020Date of Patent: October 19, 2021Assignee: Sumitomo Electric Device Innovations, Inc.Inventor: Kyohei Maekawa