Patents Examined by Fernando Toledo
-
Patent number: 6548352Abstract: A multi-layered gate for use in a CMOS or CCD imager formed with a second gate at least partially overlapping it. The multi-layered gate is a complete gate stack having an insulating layer, a conductive layer, an optional silicide layer, and a second insulating layer, and has a second gate formed adjacent to it which has a second conductive layer that extends at least partially over the surface of the multi-layered gate. The multi-layered gate has improved insulation, thereby resulting in fewer shorts between the conductive layers of the two gates. Also disclosed are processes for forming the multi-layered gate and the overlapping gate.Type: GrantFiled: October 12, 2000Date of Patent: April 15, 2003Assignee: Micron Technology Inc.Inventor: Howard E. Rhodes
-
Patent number: 6541825Abstract: A trench is formed in a substrate and a silicon oxide film which serves as a trench isolation is buried in the trench. The silicon oxide film has no shape sagging from a main surface of the substrate. A channel impurity layer to control a threshold voltage of a MOSFET is formed in the main surface of the substrate. The channel impurity layer is made of P-type layer, having an impurity concentration higher than that of the substrate. A first portion of the channel impurity layer is formed near an opening edge of the trench along a side surface of the trench in the source/drain layer, and more specifically, in the N+-type layer. A second portion of the channel impurity layer is formed deeper than the first portion. A gate insulating film and a gate electrode are formed on the main surface of the substrate.Type: GrantFiled: March 15, 2001Date of Patent: April 1, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Takashi Kuroi, Syuichi Ueno, Katsuyuki Horita
-
Patent number: 6541346Abstract: Disclosed is a manufacturing method to fabricate Heterojunction Bipolar Transistors (HBTs) that enables self-alignment of emitter and base metal contact layers with precise sub-micron spacing using a dielectric-assisted metal lift-off process. Such an HBT process relies on the formation of an “H-shaped” dielectric (i.e., Si3N4/SiO2) mask conformally deposited on top of the emitter contact metalization that is used to remove excess base metal through lift-off by a wet chemical HF-based etch. This HBT process also uses a thin selective etch-stop layer buried within the emitter layer to prevent wet chemical over-etching to the base and improves HBT reliability by forming a non-conducting, depleted ledge above the extrinsic base layer. The geometry of the self-aligned emitter and base metal contacts in the HBT insures conformal coverage of dielectric encapsulation films, preferably Si3N4 and/or SiO2, for reliable HBT emitter p-n junction passivation.Type: GrantFiled: March 20, 2001Date of Patent: April 1, 2003Inventor: Roger J. Malik
-
Patent number: 6537895Abstract: A method of forming a shallow trench isolation region in a silicon wafer which results in the elimination of long range slip dislocations in the wafer and reduces leakage current across the isolation regions. Long shallow trenches are formed in a silicon wafer at a 45 degree angle to the (111) plane of the wafer. This is achieved by moving the primary flat of the wafer to the (100) plane prior to the formation of the trenches, which causes the bottom edges of the long trenches to intersect with several (111) planes, so that stresses do not propagate along any one single (111) plane. The trenches are then filled with an insulative material, such as oxide.Type: GrantFiled: November 14, 2000Date of Patent: March 25, 2003Assignee: Atmel CorporationInventors: Eric R. Miller, Stephen R. Moon
-
Patent number: 6537866Abstract: A method for forming insulating spacers for separating conducting layers in semiconductor wafer fabrication. The spacers are formed by removing portions of a protective photoresist layer through photolithography, and then through etching of exposed portions of the insulating layer. The spacers allow for fabrication of components that are smaller in size than are obtainable through conventional photolithography methods.Type: GrantFiled: October 18, 2000Date of Patent: March 25, 2003Assignees: Advanced Micro Devices, Inc., Fujitsu LimitedInventors: Jeffrey A. Shields, Tuan D. Pham, Jusuke Ogura, Bharath Rangarajan, Simon Siu-Sing Chan
-
Patent number: 6534382Abstract: A process for producing a semiconductor article is provided which comprises the steps of bonding a film onto a substrate having a porous semiconductor layer, and separating the film from the substrate at the porous semiconductor layer by applying a force to the film in a peeling direction.Type: GrantFiled: August 8, 2000Date of Patent: March 18, 2003Assignee: Canon Kabushiki KaishaInventors: Kiyofumi Sakaguchi, Takao Yonehara, Shoji Nishida, Kenji Yamagata
-
Patent number: 6534335Abstract: A photodiode for use in an imager having an improved charge leakage. The photodiode has a doped region that is spaced away from the field isolation to minimize charge leakage. A second embodiment of invention provides a second implant to improve charge leakage to the substrate. The photodiodes according to the invention provide improve charge leakage, improved reactions to dark current and an improved signal to noise ratio. Also disclosed are processes for forming the photodiode.Type: GrantFiled: July 22, 1999Date of Patent: March 18, 2003Assignee: Micron Technology, Inc.Inventors: Howard E. Rhodes, Werner Juengling, Thomas A. Figura, Steven D. Cummings
-
Patent number: 6534380Abstract: Before a semiconductor substrate and a base substrate is directly bonded to one another, in a protective film removing step, a contamination protective film formed on the semiconductor substrate to protect it from contamination during an ion implanting step is removed. Consequently, even when flatness of the contamination protective film is degraded during the ion implanting step or even when contaminants remain in a segregated state in the vicinity of the surface of the contamination protective film, the state of the bonding between the semiconductor substrate and the base substrate after the bonding step can be made uniform over the entire area of the bonding. As a result, a high-quality semiconductor substrate can be manufactured at low cost.Type: GrantFiled: July 17, 1998Date of Patent: March 18, 2003Assignee: Denso CorporationInventors: Shoichi Yamauchi, Hisayoshi Ohshima, Masaki Matsui, Kunihiro Onoda, Tadao Ooka, Akitoshi Yamanaka, Toshifumi Izumi
-
Patent number: 6531414Abstract: A method of forming a native oxide from at least one strain-compensated superlattice of Group III-V semiconductor material, where each at least one superlattice includes two monolayers of a Group III-V semiconductor material and at least two monolayers of an aluminum-bearing Group III-V semiconductor material. The method entails exposing each at least one superlattice to a water-containing environment and a temperature of at least about 425 degrees Celsius to convert at least a portion of said superlattice to a native oxide. The native oxide thus formed is useful in electrical and optoelectrical devices, such as lasers.Type: GrantFiled: May 2, 2000Date of Patent: March 11, 2003Assignee: The United States of America as represented by The National Security AgencyInventors: Frederick G. Johnson, Bikash Koley, Linda M. Wasiczko
-
Patent number: 6528422Abstract: A method to fabricate a 1T-RAM device, comprising the following steps. A semiconductor substrate having an access transistor area and an exposed bottom plate within a capacitor area proximate the access transistor area is provided. A gate with an underlying gate dielectric layer within the access transistor area are formed. The gate and underlying gate dielectric layer having sidewall spacers formed over their respective exposed side walls. A top plate with an underlying capacitor layer over the bottom plate within the capacitor area are formed. The top plate and underlying capacitor layer having sidewall spacers formed over their respective exposed side walls. A patterned resist protect oxide (RPO) layer is formed over at least the drain of the structure not to be silicided. Metal silicide portions are formed over the structure not protected by the RPO layer.Type: GrantFiled: March 16, 2001Date of Patent: March 4, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Ching-Kwun Huang, Chih-Chang Chen, Hsien-Chih Peng, Pin-Shyne Chin
-
Patent number: 6528405Abstract: An enhancement mode RF device and method of fabrication includes a stack of compound semiconductor layers, including a central layer defining a device channel, a doped cap layer, and a buffer epitaxially grown on a substrate. Source and drain implant areas, extending at least into the buffer, are formed to define an implant free area in the device channel between the source and drain. Source and drain metal contacts are positioned on an upper surface of the central layer. Several layers of insulation and dielectric are positioned over the device and a gate opening is formed and filled with gate metal. During epitaxial growth, the doped cap layer is tailored with a thickness and a doping to optimize channel performance including gate-drain breakdown voltage and channel resistance.Type: GrantFiled: February 18, 2000Date of Patent: March 4, 2003Assignee: Motorola, Inc.Inventors: Marino J. Martinez, Ernest Schirmann, Olin L. Hartin, Elizabeth C. Glass, Julio C. Costa
-
Patent number: 6524927Abstract: A first silicon film is so formed as to extend along the inner surface of trenches 52 formed in a silicon oxide film 50, an oxide film is formed on the surface of the first silicon film, and a second amorphous silicon film is further deposited. Heat-treatment is applied to the surface of the second amorphous silicon film for seeding silicon nuclei and for promoting grain growth, and a granular silicon crystal 57 is grown from the second amorphous silicon film. In this way, the resistance of a lower electrode 59 of a capacitance device can be lowered.Type: GrantFiled: September 7, 1999Date of Patent: February 25, 2003Assignees: Hitachi, Ltd., Hitachi ULSI Systems Co., Ltd.Inventors: Yasuhiro Sugawara, Ryouichi Furukawa, Toshio Uemura, Akira Takamatsu, Hirohiko Yamamoto, Tadanori Yoshida, Masayuki Ishizaka, Shinpei Iljima, Yuzuru Ohji
-
Patent number: 6518088Abstract: A structural shape has an injection molded, three-dimensional substrate composed of an electrically insulating polymer, polymer studs planarly arranged on the underside of the substrate and co-formed during injection molding, outside terminals formed on the polymer studs by a solderable end surface, interconnections fashioned at least on the underside of the substrate that connect the outside terminals to inside terminals, and at least one chip arranged on the substrate and whose terminals are electrically conductively connected to the inside terminals. The structural shape is suitable for single, few or multi chip module and unites the advantages of a ball grid array with the advantages of MID technology (Molded Interconnection Devices). The manufacture and metallization of the polymer studs can take place with minimal additional outlay in the framework of the method steps already required in the MID technology.Type: GrantFiled: October 2, 2000Date of Patent: February 11, 2003Assignee: Siemens N.V. and Interuniversitair Micro-Electronica Centrum VZWInventors: Marcel Heerman, Joost Wille, Jozef Puymbroeck Van, Jean Roggen, Eric Beyne, Rita Hoof Van
-
Patent number: 6506625Abstract: A semiconductor package, and a method for fabricating the package are provided. The package includes a plastic body, and a pair of stacked semiconductor dice encapsulated in the plastic body, and wire bonded to separate leadframe segments. A first leadframe segment includes lead fingers configured to support a first semiconductor die of the stacked pair, and to form terminal leads of the package. A second leadframe segment is attached to the first leadframe segment, and includes lead fingers that support a second semiconductor die of the stacked pair. The lead fingers of the second leadframe are in physical and electrical contact with the leadfingers of the first leadframe. In addition, tip portions of the lead fingers of the first leadframe segment are staggered relative to tip portions of the lead fingers of the second leadframe segment to provide space for bond wires.Type: GrantFiled: April 30, 2001Date of Patent: January 14, 2003Assignee: Micron Technology, Inc.Inventor: Walter Moden
-
Patent number: 6503829Abstract: A metal via contact of a semiconductor device and a method for fabricating the same, wherein the method includes sequentially forming a first insulating layer, a low dielectric SOG (Spin On Glass) layer, a second insulating layer and a silicon oxynitride (SiON) layer on a semiconductor substrate forming a photoresist pattern, using the photoresist pattern as an etching mask and wet etching the silicon oxynitride layer and a portion of the second insulating layer, using the same photoresist pattern as an etching mask and anisotropically etching remainder second insulating layer, the low dielectric SOG layer and the first insulating layer to form a via hole exposing a predetermined portion of the semiconductor substrate, removing the photoresist pattern, using radio frequency (RF) etching to remove a reverse slope of the via hole and forming a metal plug in the via hole.Type: GrantFiled: March 21, 2001Date of Patent: January 7, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Won-Jin Kim, Seong-Ho Kim
-
Patent number: 6500706Abstract: A method for forming a stack DRAM cell with CUB wherein coupling noise is eliminated is described. Bit-lines are formed according to one of three methods. In a first method, a first pair of bit-lines is fabricated in a first metal layer and a second pair of bit-lines is fabricated in a second metal layer separated from the first metal layer by an insulating layer wherein the first pair of bit-lines is horizontally spaced from the second pair of bit-lines. In a second method, a first of each pair of bit-lines is fabricated in a first metal layer and a second of each pair of bit-lines is fabricated in a second metal layer separated from the first metal layer by an insulating layer wherein the first of each pair of bit-lines is horizontally spaced from the second of each pair of bit-lines. In a third method, each bit-line is divided into segments.Type: GrantFiled: March 19, 2001Date of Patent: December 31, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Min-Hwa Chi
-
Patent number: 6500749Abstract: A method to fabricate a metal via structure having improved electromigration resistance, comprising the following steps. A semiconductor structure having an exposed metal interconnect structure therein is provided. The metal interconnect structure including a metal via portion. A capping layer is formed over the metal interconnect structure. A via pattern structure is formed over the capping layer. The via pattern structure having a via pattern hole aligned with the metal via portion of the metal interconnect structure. Ions are implanted through the via pattern hole into the metal via portion, and any portion of the metal interconnect structure above the metal via portion. Whereby the metal via portion and the portion of the metal interconnect structure above the metal via portion have improved electromigration resistance.Type: GrantFiled: March 19, 2001Date of Patent: December 31, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chung-Shi Liu, Shau-Lin Shue, Chen-Hua Yu
-
Patent number: 6501189Abstract: A semiconductor wafer has an alignment mark for use in aligning the wafer with exposure equipment during the manufacturing of a semiconductor device. The wafer is made by forming a chemical mechanical polishing target layer over an alignment mark layer, chemically-mechanically polishing the target layer to planarize the same, and prior to forming the chemical mechanical polishing target layer over the alignment mark layer, forming a dense pattern of lands or trenches in the alignment layer of dimensions and an inter-spacing preselected to inhibit a dishing phenomenon from occurring in the target layer as the result of its being chemically-mechanically polished. The lands or trenches may be disposed in at least a 2×2 array of rows and columns.Type: GrantFiled: December 27, 1999Date of Patent: December 31, 2002Assignee: Samsung Electronics Co., Ltd.Inventors: Young-chang Kim, Heung-jo Ryuk, Young-koog Han
-
Patent number: 6500715Abstract: The present invention is drawn to a semiconductor integrated circuit device employing on the same silicon substrate a plurality of kinds of MOS transistors different in magnitude of tunnel current flowing either between the source and gate or between the drain and gate thereof. These MOS transistors include tunnel-current increased MOS transistors at least one of which is for use in constituting a main circuit of the device. The plurality of kinds of MOS transistors also include tunnel-current reduced or depleted MOS transistors at least one of which is for use with a control circuit. This control circuit is inserted between the main circuit and at least one of two power supply units.Type: GrantFiled: May 11, 2001Date of Patent: December 31, 2002Assignee: Hitachi, Ltd.Inventors: Nozomu Matsuzaki, Hiroyuki Mizuno, Masashi Horiguchi
-
Patent number: 6495379Abstract: According to the invention, the characteristics of semiconductor devices are measured while these devices are adhered to an adhesive sheet, and the semiconductor devices, at this time, are aligned in a predetermined manner. Further, a semiconductor device is captured in the field of view of a camera to identify its location, and the characteristics of semiconductor devices, which are adjacent to the semiconductor device, are measured, without a position recognition process being required for these devices. Consequently, a considerable reduction in working time is realized and is accompanied by an improvement in productivity.Type: GrantFiled: July 24, 2001Date of Patent: December 17, 2002Assignee: Sanyo Electric Co., Ltd.Inventor: Koji Iketani