Patents Examined by George Goudreau
-
Patent number: 7015147Abstract: A method for fabrication of silicon-on-nothing (SON) MOSFET using selective etching of Si1?xGex layer, includes preparing a silicon substrate; growing an epitaxial Si1?xGex layer on the silicon substrate; growing an epitaxial thin top silicon layer on the epitaxial Si1?xGex layer; trench etching of the top silicon and Si1?xGex, into the silicon substrate to form a first trench; selectively etching the Si1?xGex layer to remove substantially all of the Si1?xGex to form an air gap; depositing a layer of SiO2 by CVD to fill the first trench; trench etching to from a second trench; selectively etching the remaining Si1?xGex layer; depositing a second layer of SiO2 by CVD to fill the second trench, thereby decoupling a source, a drain and a channel from the substrate; and completing the structure by state-of-the-art CMOS fabrication techniques.Type: GrantFiled: July 22, 2003Date of Patent: March 21, 2006Assignee: Sharp Laboratories of America, Inc.Inventors: Jong-Jan Lee, Sheng Teng Hsu
-
Patent number: 7015136Abstract: A method for preventing formation of photoresist scum. First, a substrate on which a dielectric layer is formed is provided. Next, a non-nitrogen anti-reflective layer is formed on the dielectric layer. Finally, a photoresist pattern layer is formed on the non-nitrogen anti-reflective layer. During the formation of the photoresist pattern layer, the non-nitrogen anti-reflective layer does not react with the photoresist pattern layer, thus not forming photoresist scum. This prevents undesired etching profile and critical dimension (CD) change due to presence of photoresist scum. The non-nitrogen anti-reflective layer can be silicon-rich oxide (SiOx) or hydrocarbon-containing silicon-rich oxide (SiOxCy:H).Type: GrantFiled: July 10, 2003Date of Patent: March 21, 2006Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tien-I Bao, Shwang-Min Jeng, Syun-Ming Jang
-
Patent number: 7001784Abstract: A method of fabricating final spacers having a target width comprises the following steps. Initial spacers, each having an initial width that is less than the target width, are formed over the opposing side walls of a gate electrode portion. The difference between the initial spacer width and the target width is determined. A second spacer layer having a thickness equal to the determined difference between the initial width of the initial spacers and the target width is formed upon the initial spacers and the structure. The second spacer layer is etched to leave second spacer layer portions extending from the initial spacers to form the final spacers.Type: GrantFiled: September 19, 2003Date of Patent: February 21, 2006Assignee: Taiwan Semiconductor Manufacturing Co. Ltd.Inventors: Jyh-Shiou Hsu, Pin-Yi Hsin, Jeng Yu
-
Patent number: 7001849Abstract: A method for treatment of the surface of a CdZnTe (CZT) crystal that provides a native dielectric coating to reduce surface leakage currents and thereby, improve the resolution of instruments incorporating detectors using CZT crystals. A two step process is disclosed, etching the surface of a CZT crystal with a solution of the conventional bromine/methanol etch treatment, and after attachment of electrical contacts, passivating the CZT crystal surface with a solution of 10 w/o NH4F and 10 w/o H2O2 in water.Type: GrantFiled: December 19, 2002Date of Patent: February 21, 2006Assignee: Sandia National LaboratoriesInventors: Gomez W. Wright, Ralph B. James, Arnold Burger, Douglas A. Chinn
-
Patent number: 6995082Abstract: The present invention relates to a bonding pad of a semiconductor device and a formation method thereof, and the object of the present invention is to prevent bonding defects by enlarging contact area between a bonding pad and a soldering material and to prevent moisture from penetrating into an oxide layer. The present invention provides a bonding pad of a semiconductor device comprising: a barrier metal layer formed on a structure of a semiconductor substrate; a metal wire layer formed on the barrier metal layer; a passivation metal layer formed on the metal wire layer and removed partly to expose a portion of the upper surface of the metal wire layer; an insulating layer which is formed on the passivation metal layer and has a contact hole exposing the metal wire layer via the portion that the passivation metal layer is removed; and an adhesive metal layer formed on the inner surface of the contact hole.Type: GrantFiled: November 25, 2003Date of Patent: February 7, 2006Assignee: DongbuAnam Semiconductor, Inc.Inventor: Date-Gun Lee
-
Patent number: 6995095Abstract: Shallow trench isolation structures are simultaneously fabricated such that ones in a cell region have first-type features and others in a periphery region have second-type features. The first-type features can be rounded edges or can be first depths and widths, and the second-type features can be unrounded edges or can be second depths and widths which are different from the first depths and widths. The method includes forming patterned photoresist over a hard mask over portions of a cell and a periphery region, and removing the exposed hard mask layer in the periphery region while removing a portion of the exposed hard mask layer in the cell region. A trench is then partially formed in the periphery region and more of the hard mask layer is removed in the cell region, followed by the trench in the periphery region being deepened while a trench in the cell region is formed.Type: GrantFiled: October 10, 2003Date of Patent: February 7, 2006Assignee: Macronix International Co., Ltd.Inventor: Hsu-Sheng Yu
-
Patent number: 6991944Abstract: This invention relates to a process for treatment of a multi-layer wafer with materials having differential thermal characteristics, the process comprising a high temperature heat treatment step that can generate secondary defects, characterised in that this process includes a wafer surface preparation step before the high temperature heat treatment step.Type: GrantFiled: August 10, 2004Date of Patent: January 31, 2006Assignees: S.O.I.Tec Silicon on Insulation Technologies S.A., Commissariat à l'Energie Atomique (CEA)Inventors: Olivier Rayssac, Beryl Blondeau, Hubert Moriceau, Christelle Lagahe-Blanchard, Franck Fournel
-
Patent number: 6992003Abstract: A backend semiconductor fabrication process includes forming an interlevel dielectric (ILD) overlying a wafer substrate by forming a low K dielectric (K<3.0) overlying the substrate of the wafer, forming an organic silicon-oxide glue layer overlying the low K dielectric, and forming a CMP stop layer dielectric overlying the glue layer dielectric. A void is then formed in the ILD, a conductive material is deposited to fill the void, and a polish process removes the excess conductive material. Forming the glue layer dielectric and the CMP stop layer dielectric is achieved by forming a CVD plasma using an organic precursor and an oxygen precursor and maintaining the plasma through the formation of the glue layer dielectric and the stop layer. The flow rate of the organic precursor is reduced relative to the oxygen precursor flow rate to form a CMP stop layer that is substantially free of carbon.Type: GrantFiled: September 11, 2003Date of Patent: January 31, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Gregory S. Spencer, Kurt H. Junker, Jason A. Vires
-
Patent number: 6984535Abstract: An electron-emitting device including a protective layer that is formed on a catalyst layer to protect the catalyst layer from the deleterious environmental conditions before or during a cathode process. The present invention further includes a half etching process that is adapted to partially remove portions of the protective layer from the catalyst layer to etch the catalyst layer except carbon nano-tube growing portions. Portions of the protective layer still remain on the catalyst layer to protect the catalyst layer from the deleterious conditions from next cathode formation process.Type: GrantFiled: December 20, 2002Date of Patent: January 10, 2006Assignee: cDream CorporationInventors: Jong Woo Son, Chul Ha Chang, Jung-Jae Kim, Koji Suzuki, Takashi Kuwahara
-
Patent number: 6982175Abstract: An improved method for determining endpoint of a time division multiplexed process by monitoring an identified region of a spectral emission of the process at a characteristic process frequency. The region is identified based upon the expected emission spectra of materials used during the time division multiplexed process. The characteristic process frequency is determined based upon the duration of the steps in the time division multiplexed process. Changes in the magnitude of the monitored spectra indicate the endpoint of processes in the time division multiplexed process and transitions between layers of materials.Type: GrantFiled: February 2, 2004Date of Patent: January 3, 2006Assignee: Unaxis USA Inc.Inventors: David Johnson, Russell Westerman
-
Patent number: 6972264Abstract: A method for dry-etching a Si substrate or a Si layer in a processing chamber includes the step of supplying an etching gas into the processing chamber, wherein the etching gas is a mixture gas including Cl2, O2 and NF3 and a residence time ? of the etching gas is equal to or greater than about 180 msec, the residence time ? being defined as: ?=pV/Q where p represents an inner pressure of the processing chamber; V, an effective volume of etching space formed on the Si substrate or the Si layer; and Q, a flow rate of the etching gas.Type: GrantFiled: September 5, 2003Date of Patent: December 6, 2005Assignee: Tokyo Electron LimitedInventors: Yoshitaka Saita, Masashi Yamaguchi
-
Patent number: 6969568Abstract: A chromeless phase lithography mask (30) that does not require photoresist to manufacture has a quartz substrate (32) is etched by using a plasma (38) containing one of a nitrogen augmented hydro-fluorocarbon oxygen mixture and a nitrogen augmented fluorocarbon oxygen mixture. Various hydro-fluorocarbons or fluorocarbons may be used. The nitrogen addition results in etched openings in the quartz substrate that have substantially vertical sidewalls in a uniform manner across the substrate. Surface roughness is minimized and edges of the openings are well-defined with minimal rounding. The etch rate is rendered controllable by reducing bias power without degrading a desired vertical sidewall profile.Type: GrantFiled: January 28, 2004Date of Patent: November 29, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Shahid Rauf, Peter L. G. Ventzek, Wei E. Wu
-
Patent number: 6969684Abstract: A method is provided for eliminating a polish stop layer from a polishing process. In particular, a method is provided which may include polishing an upper layer of a semiconductor topography to form an upper surface at an elevation above an underlying layer, wherein the upper surface does not include a polish stop material. Preferably, the upper surface of the topography formed by polishing is spaced sufficiently above the underlying layer to avoid polishing the underlying layer. The entirety of the upper surface may be simultaneously etched to expose the underlying layer. In an embodiment, the underlying layer may comprise a lateral variation in polish characteristics. The method may include using fixed abrasive polishing of a dielectric layer for reducing a required thickness of an additional layer underlying the dielectric layer. Such a method may be useful when exposing an underlying layer is desirable by techniques other than polishing.Type: GrantFiled: April 30, 2001Date of Patent: November 29, 2005Assignee: Cypress Semiconductor Corp.Inventors: Yitzhak Gilboa, William W. C. Koutny, Jr., Steven Hedayati, Krishnaswamy Ramkumar
-
Patent number: 6967109Abstract: A method and apparatus for measuring a potential difference for plasma processing with a plasma processing apparatus that processes a sample by introducing a gas into a vacuum chamber and generates plasma. A light-emitting portion is formed on a measurement-use sample of the sample to be processed and a current flows into the light-emitting portion according to a potential difference that has been generated across the light-emitting portion. An intensity of light emitted from the light-emitting portion according to a predetermined light intensity is measured and a potential difference on the measurement-use sample according to a predetermined light intensity is measured.Type: GrantFiled: July 1, 2004Date of Patent: November 22, 2005Assignee: Hitachi, Ltd.Inventors: Tatehito Usui, Tetsuo Ono, Ryoji Nishio, Kazue Takahashi, Nobuyuki Mise
-
Patent number: 6967174Abstract: A wafer chuck includes alignment members that allows a semiconductor wafer to be properly aligned on the chuck without using a separate alignment stage. The alignment members may be cams, for example, attached to arms of the wafer chuck. These members may assume an alignment position when a robot arm places the wafer on the chuck. In this position, they guide the wafer into a proper alignment position with respect to the chuck. During rotation at a particular rotational speed, the alignment members move away from the wafer to allow liquid etchant to flow over the entire edge region of the wafer. At still higher rotational speeds, the wafer is clamped into position to prevent it from flying off the chuck. A clamping cam or other device (such as the alignment member itself) may provide the clamping.Type: GrantFiled: February 3, 2003Date of Patent: November 22, 2005Assignee: Novellus Systems, Inc.Inventors: Steven T. Mayer, Steve Taatjes, Andy McCutcheon, Jim Schall, Jingbin Feng
-
Patent number: 6960530Abstract: A method of reducing trench aspect ratio. A trench is formed in a substrate. A conformal Si-rich oxide layer is formed on the surface of the trench by HDPCVD. A conformal first oxide layer is formed on the Si-rich oxide layer by HDPCVD. A conformal second oxide layer is formed on the first oxide layer by LPCVD. Part of the Si-rich oxide layer, the second oxide layer and the first oxide layer are removed by anisotropic etching to form an oxide spacer composed of a remaining Si-rich oxide layer, a remaining second oxide layer and a remaining first oxide layer. The remaining second oxide layer, part of the remaining first oxide layer and part of the Si-rich oxide layer are removed by BOE. Thus, parts of the remaining first and Si-rich oxide layers are formed on the lower surface of the trench, thereby reducing the trench aspect ratio.Type: GrantFiled: November 28, 2003Date of Patent: November 1, 2005Assignee: Nanya Technology CorporationInventors: Chang-Rong Wu, Yi-Nan Chen, Kuo-Chien Wu, Hung-Chang Liao
-
Patent number: 6958123Abstract: A method comprises depositing an organic material on a substrate; depositing additional material different from the organic material after depositing the organic material; and removing the organic material with a compressed fluid. Also disclosed is a method comprising: providing an organic layer on a substrate; after providing the organic layer, providing one or more layers of a material different than the organic material of the organic layer; removing the organic layer with a compressed fluid; and providing an anti-stiction agent with a compressed fluid to material remaining after removal of the organic layer.Type: GrantFiled: June 10, 2002Date of Patent: October 25, 2005Assignee: Reflectivity, INCInventors: Jason S. Reid, Nungavaram S. Viswanathan
-
Patent number: 6946359Abstract: A method of fabricating a trench isolation with high aspect ratio. The method comprises the steps of: providing a substrate with a trench; depositing a first isolation layer filling the trench by low pressure chemical vapor deposition; etching the first isolation layer so that its surface is lowered to the opening of the trench; depositing a second isolation layer to fill the trench without voids by high density plasma chemical vapor deposition and achieving global planarization by chemical-mechanical polishing then providing a rapidly annealing procedure. Accordingly, the present invention achieves void-free trench isolation with high aspect ratio.Type: GrantFiled: October 22, 2003Date of Patent: September 20, 2005Assignee: Nanya Technology CorporationInventors: Sheng-Wei Yang, Neng-Tai Shih, Wen-Sheng Liao, Chih-How Chang
-
Patent number: 6943116Abstract: A p-channel field-effect transistor is formed on a semiconductor substrate. The transistor has an n-doped gate electrode, a buried channel, a p-doped source and a p-doped drain. The transistor is fabricated by a procedure in which, after an implantation for defining an n-type well, an oxidation is performed to form a gate-oxide layer and n-doped polysilicon is subsequently deposited. The latter is doped with boron or boron fluoride particles either in situ or by a dedicated implantation step. In a thermal process, the boron acceptors penetrate through the oxide layer into the substrate of the n-type well, where they form a p-doped zone, which serves for counter doping and sets the threshold voltage. This results in a steep profile that permits a shallow buried channel. The control of the number particles penetrating through the oxide layer is achieved by nitriding the oxide layer in an N2O atmosphere.Type: GrantFiled: February 24, 2003Date of Patent: September 13, 2005Assignee: Infineon Technologies AGInventors: Johann Alsmeier, Jürgen Faul
-
Patent number: 6939811Abstract: An apparatus and method for etching a feature in a wafer with improved depth control and reproducibility is described. The feature is etched at a first etching rate and then at a second etching rate, which is slower than the first etching rate. An optical end point device is used to determine the etching depth and etching is stopped so that the feature has the desired depth. Two different etching rates provides high throughput with good depth control and reproducibility. The apparatus includes an etching tool in which a chuck holds the wafer to be etched. An optical end point device is positioned to measure the feature etch depth. An electronic controller communicates with the optical end point device and the etching tool to control the tool to reduce the etch rate part way through etching the feature and to stop the etching tool, so that that the feature is etched to the desired depth.Type: GrantFiled: September 25, 2002Date of Patent: September 6, 2005Assignee: Lam Research CorporationInventors: Tom A. Kamp, Alan J. Miller, Vijayakumar C. Venugopal