Patents Examined by Hai Pham
  • Patent number: 8560774
    Abstract: A first interconnect card is configured, wherein a first controller is included in the first interconnect card. A second interconnect card coupled to the first interconnect card is configured, wherein a second controller is included in the second interconnect card. In response to a failure of the first controller included in the first interconnect card, the first interconnect card is controlled via the second controller included in the second interconnect card. In response to a failure of the second controller included in the second interconnect card, the second interconnect card is controlled via the first controller included in the first interconnect card.
    Type: Grant
    Filed: February 24, 2012
    Date of Patent: October 15, 2013
    Assignee: International Business Machines Corporation
    Inventors: Lee D. Cleveland, Seth D. Lewis, Christopher W. Mann, Andrew D. Walls
  • Patent number: 8542527
    Abstract: The present invention relates to a magnetic memory cell, which controls the magnetization direction of the free magnetic layer of a Magnetic Tunnel Junction (MTJ) device using a spin torque transfer, and enables the implementation of a magnetic logic circuit, in which memory and logic circuit functions are integrated. The magnetic memory cell includes an MTJ device (10) including a top electrode (11) and a bottom electrode (13), which are provided to allow current to flow therethrough, and a fixed layer (15) and a free layer (17), which are magnetic layers respectively deposited on a top and a bottom of an insulating layer (19), required to insulate the top and bottom electrodes from each other. A current control circuit (50) controls a flow of current flowing between the top and bottom electrodes, and changes a magnetization direction of the free layer according to an input logic level.
    Type: Grant
    Filed: March 6, 2008
    Date of Patent: September 24, 2013
    Assignee: EWHA University-Industry Collaboration Foundation
    Inventor: Hyungsoon Shin
  • Patent number: 8526245
    Abstract: A memory system comprises a multi-bit memory device and a memory controller that controls the multi-bit memory device. The memory system determines whether a requested program operation is a random program operation or a sequential program operation. Where the requested program operation is a random program operation, the memory controller controls the multi-bit memory device to perform operations according to a fine program close policy or a fine program open policy.
    Type: Grant
    Filed: February 15, 2011
    Date of Patent: September 3, 2013
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sang Yong Yoon, Dong Hyuk Chae, Bo Geun Kim
  • Patent number: 8526236
    Abstract: Methods for programming, memory devices, and memory systems are disclosed. In one such method for programming, a target memory cell is partially programmed to a final target programmed state where the partial programming is verified by applying a ramped voltage having a first voltage range (e.g., where the first voltage range is selected in response to program coupling effects from memory cells adjacent to the target memory cell.) A programming operation following the partial programming operation is performed on one or more adjacent memory cells which is then followed by additional programming of the target memory cell to adjust the memory cell from the partially programmed state to the final programmed state. A ramped voltage having a second voltage range different from the first voltage range is utilized to verify the programming of the target memory cell to the final programmed state.
    Type: Grant
    Filed: September 13, 2012
    Date of Patent: September 3, 2013
    Assignee: Micron Technology, Inc.
    Inventor: Mason Jones
  • Patent number: 8520442
    Abstract: A semiconductor memory device is operated by reading data stored in LSB and MSB pages of a first word line in response to a read command and storing the read data in first and second latches of a page buffer, outputting the data stored in the first latch externally and transferring the data, stored in the second latch, to a third latch of the page buffer, resetting the first and second latches, reading data stored in LSB and MSB pages of a second word line, and storing the read data in the first and second latches, and sequentially outputting the data stored in the first latch and the data stored in the third latch, resetting the third latch, and then transferring the data stored in the second latch to the third latch.
    Type: Grant
    Filed: February 18, 2013
    Date of Patent: August 27, 2013
    Assignee: SK Hynix Inc.
    Inventor: Mi Sun Yoon
  • Patent number: 8514608
    Abstract: A resistive sense memory apparatus includes a bipolar select device having a semiconductor substrate, a plurality of collector contacts disposed in a first side of the of the semiconductor substrate, an emitter contact layer disposed in a second side of the semiconductor substrate, and a base layer separating the plurality of collector contacts from the emitter contact layer. Each collector contact is electrically isolated from each other. A resistive sense memory cells is electrically coupled to each collector contacts and a bit line. The base layer and the emitter contact layer provide an electrical path for the plurality of collector contacts.
    Type: Grant
    Filed: March 16, 2012
    Date of Patent: August 20, 2013
    Assignee: Seagate Technology LLC
    Inventor: Maroun Georges Khoury
  • Patent number: 8514650
    Abstract: A semiconductor memory device includes a first group configured to include a first bank and a second bank; a second group configured to include a third bank and a fourth bank; an address strobe pulse generating unit configured to generate an address strobe pulse signal for activating the first group and the second group in response to a first bank address and a command signal; and a strobe signal generating unit configured to generate a strobe signal that selects a bank from the first group and the second group in response to the address strobe pulse signal and a second bank address.
    Type: Grant
    Filed: October 28, 2010
    Date of Patent: August 20, 2013
    Assignee: Hynix Semiconductor Inc.
    Inventors: Jae-Hoon Cha, Ki-Chon Park
  • Patent number: 8509020
    Abstract: A data processing system includes a first semiconductor device that has a plurality of blocks each including plural data, and a second semiconductor device that has a first control circuit controlling the first semiconductor device, and the first control circuit issues a plurality of commands to communicate with the first semiconductor device in units of access units including a plurality of first definitions that define a plurality of burst lengths indicating numbers of different data, respectively, and a plurality of second definitions that define correspondences between certain elements of data among the plural data included in the blocks, respectively, and arrangement orders in the numbers of different data that constitute the burst lengths, respectively, and communicates with the first semiconductor device through the plural data in the numbers of different data according to the first and second definitions.
    Type: Grant
    Filed: February 23, 2011
    Date of Patent: August 13, 2013
    Assignee: Elpida Memory, Inc.
    Inventor: Kazuhiko Kajigaya
  • Patent number: 8509009
    Abstract: A device includes a first internal voltage generation circuit generating a first internal voltage in response to an external power supply voltage, a second internal voltage generation circuit generating a second internal voltage in response to the external power supply voltage, the second internal voltage being different in voltage level from the first internal voltage, and a preset signal generation circuit responding to a power-on of the external power supply voltage to the device and generating, independently of the first internal voltage, first and second preset signals that bring the first and the second internal voltage generation circuits into respective initial states, the preset signal generating circuit stopping generation of the first preset signal when the external power supply voltage reaches a first voltage level and stopping generation of the second preset signal when the external power supply voltage reaches a second voltage level different from the first voltage level.
    Type: Grant
    Filed: February 10, 2012
    Date of Patent: August 13, 2013
    Assignee: Rambus Inc.
    Inventor: Tatsuya Matano
  • Patent number: 8482956
    Abstract: A semiconductor memory device includes a memory cell array where a plurality of memory cells are arranged in a matrix, each of the memory cells serially connecting a two-terminal type memory element and a transistor for selection, a first voltage applying circuit that applies a write voltage pulse to a bit line, and a second voltage applying circuit that applies a precharge voltage to a bit line and a common line. In writing the memory cell, after the second voltage applying circuit has both terminals of the memory cell previously precharged to the same voltage, the first voltage applying circuit applies the write voltage pulse to one terminal of the writing target memory cell via the bit line, and while the write voltage pulse is applied, the second voltage applying circuit maintains the application of the precharge voltage to the other terminal of the memory cell via the common line.
    Type: Grant
    Filed: July 11, 2011
    Date of Patent: July 9, 2013
    Assignee: Sharp Kabushiki Kaisha
    Inventors: Shinobu Yamazaki, Yoshiji Ohta, Kazuya Ishihara, Mitsuru Nakura, Suguru Kawabata, Nobuyoshi Awaya
  • Patent number: 8482996
    Abstract: Various embodiments of a nonvolatile memory apparatus configured to operate in a first operation mode and a second operation mode are disclosed. In one exemplary embodiment, the apparatus may include: a controller configured to enable complementary signal input/output buffers in response to a command for entry into the first operation mode and disable the complementary signal input/output buffers in response to a command for transition to the second operation mode while operating under the first operation mode.
    Type: Grant
    Filed: December 14, 2010
    Date of Patent: July 9, 2013
    Assignee: SK Hynix Inc.
    Inventor: Seung Min Oh
  • Patent number: 8477524
    Abstract: Nonvolatile memory devices are provided including a memory cell array having a plurality of stacked memory layers and a rectifier configured to select memory cells constituting each memory layer sharing a word line or a bit line with another adjacent memory layer. The nonvolatile memory devices including a word line driving unit configured to drive a first word line, connected to a first memory cell of a first memory layer to be read, at a first voltage level and drive a second word line, connected to a second memory cell of a second memory layer sharing a first bit line connected to the first memory cell, at a second voltage level. The nonvolatile memory device further includes a bit line biasing unit configured to bias the first bit line at the second voltage level and bias a second bit line, connected to a third memory cell of a third memory layer sharing the first word line, at the first voltage level. Related methods and systems are also provided herein.
    Type: Grant
    Filed: December 21, 2010
    Date of Patent: July 2, 2013
    Assignee: Samsung Electronics Co., Ltd.
    Inventor: Shoichi Kawamura
  • Patent number: 8467258
    Abstract: A method includes reading data from a subset of a plurality of memory bit cells of a non-volatile memory. The data identifies an address of at least one individual failed bit cell. The method further includes loading the data directly into a register, receiving an address of data to be accessed, determining if the received address is the address of any individual failed bit cell; and accessing the data of the register if the received address is the address of any individual failed bit cell.
    Type: Grant
    Filed: August 30, 2010
    Date of Patent: June 18, 2013
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Sung-Chieh Lin, Jiann-Tseng Huang, Wei-Li Liao, Kuoyuan Hsu
  • Patent number: 8451645
    Abstract: A variable resistance memory device includes a variable resistance memory cell, and a by-pass circuit configured to electrically by-pass a programming pulse supplied to the variable resistance memory cell after a resistive state of the variable resistance memory cell has changed in response to the programming pulse.
    Type: Grant
    Filed: August 6, 2010
    Date of Patent: May 28, 2013
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Hong-Sik Yoon, Min-Young Park, In-Gyu Baek, Hyun-Jun Sim, Jin-Shi Zhao
  • Patent number: 8451644
    Abstract: A non-volatile sampler including a row line for receiving an input signal to be sampled, the row line intersecting a number of column lines, non-volatile storage elements being disposed at intersections between the row line and the column lines; a bias voltage source connected to the column lines, the bias voltage source for selectively applying a bias voltage to at least one of the non-volatile storage elements to cause the at least one of the storage elements to store a sample of the input signal at the instance the bias voltage is applied.
    Type: Grant
    Filed: June 29, 2010
    Date of Patent: May 28, 2013
    Assignee: Hewlett-Packard Development Company, L.P.
    Inventors: Julien Borghetti, David A. Fattal, John Paul Strachan
  • Patent number: 8441887
    Abstract: A decoding circuit withstanding high voltage via a low-voltage MOS transistor, where negative high voltage that can be withstood can be as high as double what the transistor itself can withstand via two-stage CMOS inverters connected serially. When the negative high voltage is withstood, the source of a PMOS transistor in the CMOS inverter is switched to high resistance, and the substrate to the ground; the source of an NMOS transistor in the first CMOS inverter is connected with a half negative high voltage, and the source of an NMOS transistor in the second CMOS inverter with a negative high voltage; the first CMOS inverter, whose output is the half negative high voltage, is grounded at its input terminal, and output of the second CMOS inverter is the negative high voltage.
    Type: Grant
    Filed: December 28, 2011
    Date of Patent: May 14, 2013
    Assignee: Shanghai Hua Hong Nec Electronics Company, Ltd.
    Inventors: Nan Wang, Guoyou Feng
  • Patent number: 8432754
    Abstract: A disclosed synchronous memory control apparatus for enabling reception of data read from a memory circuit in synchronism with a strobe signal from the memory circuit includes a mask circuit masking the strobe signal using a mask signal; a timing measuring circuit delaying the strobe signal in plural units of delay and latching data of each of the delayed strobe signals; and a mask generating circuit generating the mask signal. The timing measuring circuit latches the data of each of the delayed strobe signals at the first rise edge of the corresponding masked strobe signal. The mask generating circuit includes a delay circuit having plural units of delay. A start timing of the mask signal is adjusted in synchronism with an internal clock, and a signal having a delay amount corresponding to a selected unit of delay by the delay circuit is outputted as the mask signal.
    Type: Grant
    Filed: March 16, 2011
    Date of Patent: April 30, 2013
    Assignee: Ricoh Company, Ltd.
    Inventor: Keiichi Iwasaki
  • Patent number: 8427871
    Abstract: A nonvolatile memory device performs a program operation comprising applying a program pulse to selected memory cells, detecting a number of fail bits among the selected memory cells, the fail bits comprising failed program bits and disturbed inhibit bits, and determining a program completion status of the program operation based on the number of detected fail bits.
    Type: Grant
    Filed: June 22, 2010
    Date of Patent: April 23, 2013
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Jinman Han, Sangyong Yoon
  • Patent number: 8400811
    Abstract: Techniques for providing a direct injection semiconductor memory device having ganged carrier injection lines are disclosed. In one particular exemplary embodiment, the techniques may be realized as an apparatus including a first region coupled to a bit line and a second region coupled to a source line. The apparatus may also comprise a body region spaced apart from and capacitively coupled to a word line, wherein the body region is electrically floating and disposed between the first region and the second region. The apparatus may further comprise a third region coupled to a constant voltage source via a carrier injection line configured to inject charges into the body region through the second region.
    Type: Grant
    Filed: April 27, 2010
    Date of Patent: March 19, 2013
    Assignee: Micron Technology, Inc.
    Inventors: Eric S. Carman, Michael A. Van Buskirk, Yogesh Luthra
  • Patent number: 8395944
    Abstract: A semiconductor memory device is operated by reading data stored in LSB and MSB pages of a first word line in response to a read command and storing the read data in first and second latches of a page buffer, outputting the data stored in the first latch externally and transferring the data, stored in the second latch, to a third latch of the page buffer, resetting the first and second latches, reading data stored in LSB and MSB pages of a second word line, and storing the read data in the first and second latches, and sequentially outputting the data stored in the first latch and the data stored in the third latch, resetting the third latch, and then transferring the data stored in the second latch to the third latch.
    Type: Grant
    Filed: December 30, 2010
    Date of Patent: March 12, 2013
    Assignee: SK Hynix Inc.
    Inventor: Mi Sun Yoon