Patents Examined by Hung Kim Vu
-
Patent number: 6271556Abstract: A dynamic random access memory (DRAM) integrated circuit (10). The DRAM (10) includes a recessed region (20) defined in a semiconductor substrate (22). This recessed region has substantially vertical sides (34) extending from a bottom surface (32). A field effect transistor (18) is defined adjacent to the recessed region (20). A capacitor structure, including a lower capacitor plate (26), a capacitor dielectric (28), and an upper capacitor plate (30), is defined in the recessed region (20) and over the field effect transistor (18), thereby providing a greater capacitor surface.Type: GrantFiled: January 14, 1998Date of Patent: August 7, 2001Assignee: Mosel Vitelic, Inc.Inventors: Min-Liang Chen, Nan-Hsiung Tsai
-
Patent number: 6271542Abstract: The present invention describes the use of two semiconductor layers, a thin film (TF) layer and a bulk Si wafer layer, to make high density and high speed merged logic and memory IC chips. The memory cells use three-dimensional (3D) SRAM structures. Two kinds of 3D logic cells are disclosed. 3D form of the differential cascode voltage switch (DCVS) architecture, and a 3D form of the DCVS with pass gate (DCVSPG) logic architecture. A high density “system on chip” architecture is described. The high density is achieved by locating large PMOS transistors in the TF Si layer, and the fast NMOS transistors in a bulk Si wafer layer. A single process sequence to simultaneously make the logic and memory circuits on the IC chip is also described.Type: GrantFiled: December 8, 1997Date of Patent: August 7, 2001Assignee: International Business Machines CorporationInventors: Philip George Emma, Wei Hwang, Stephen McConnell Gates
-
Patent number: 6265780Abstract: An improved dual damascene structure is provided for use in the wiring-line structures of multi-level interconnects in integrated circuit. In this dual damascene structure, low-K (low dielectric constant) dielectric materials are used to form both the dielectric layers and the etch-stop layers between the metal interconnects in the IC device. With this feature, the dual damascene structure can prevent high parasite capacitance to occur therein that would otherwise cause large RC delay to the signals being transmitted through the metal interconnects and thus degrade the performance of the IC device. With the dual damascene structure, such parasite capacitance can be reduced, thus assuring the performance of the IC device.Type: GrantFiled: December 1, 1998Date of Patent: July 24, 2001Assignee: United Microelectronics Corp.Inventors: Tri-Rung Yew, Yimin Huang, Water Lur, Shih-Wei Sun
-
Patent number: 6259118Abstract: A process is provided for producing active and passive devices on various levels of a semiconductor topography. As such, the present process can achieve device formation in three dimensions to enhance the overall density at which an integrated circuit is formed. The multi-level fabrication process not only adds to the overall circuit density, but does so with emphasis placed on high performance interconnection between devices on separate levels. The interconnect configuration is made as short as possible between features within one transistor level to features within another transistor level. This interconnect scheme lowers resistivity by forming a gate conductor of an upper level transistor upon a gate conductor of a lower level transistor. Alternatively, the gate conductors can be a single conductive entity. In order to abut the gate conductors together, or form a single gate conductor, the upper level transistor is inverted relative to the lower level transistor.Type: GrantFiled: April 24, 1998Date of Patent: July 10, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Daniel Kadosh, Mark I. Gardner
-
Patent number: 6255713Abstract: A current source formed in a p-type substrate is disclose. First, a deep n-well is formed within the p-type substrate and a buried n+ layer is formed within the deep n-well. Next, a p-well is formed within the deep n-well and atop the buried n+ layer. The p-well and deep n-well are then surrounded by an isolation structure that extends from the surface of the substrate to below the level of the p-well. A n+ reference structure is formed within the p-well and a gate is formed above the p-well, the gate separated from the substrate by a thin oxide layer, the gate extending over at least a portion of the n+ reference structure. Finally, a n+ output structure is formed within the p-well. An input reference current is provided to the n+ reference structure and an output current is provided by the n+ output structure.Type: GrantFiled: July 27, 1999Date of Patent: July 3, 2001Assignee: Taiwan Semiconductor Manufacturing CorporationInventor: Min-hwa Chi
-
Patent number: 6252271Abstract: A flash memory and a method of forming a flash memory, includes forming a polysilicon wordline on a substrate, the wordline having first and second sidewalls, the first sidewall being tapered, with respect to a surface of the substrate, to have a slope angle and the second sidewall having a slope angle greater than the slope angle of the first sidewall. Thereafter, a polysilicon spacer is formed on the second sidewall while simultaneously removing the polysilicon on the first sidewall. The polysilicon spacer forms a floating gate which is surrounded on a plurality of sides by the second sidewall.Type: GrantFiled: June 15, 1998Date of Patent: June 26, 2001Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Louis L. Hsu, Jack A. Mandelman, Donald C. Wheeler
-
Patent number: 6249055Abstract: Copper or copper alloy interconnection patterns are formed by a damascene technique. An aluminum or magnesium alloy is deposited in a damascene opening formed in a dielectric layer. Copper or a copper alloy is then electroplated or electroless plated on the aluminum or magnesium alloy, filling the opening. During low temperature annealing, aluminum or magnesium atoms diffuse through the copper or copper alloy layer and accumulate on its surface forming a self-encapsulated oxide to prevent corrosion and diffusion of copper atoms.Type: GrantFiled: February 3, 1998Date of Patent: June 19, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Valery Dubin
-
Patent number: 6246105Abstract: A semiconductor device having an insulation protection film with increased reliability and improved device characteristics, and a manufacturing method thereof which improves the planarization and reduces the interlayer capacitance of the device. The semiconductor device has a semiconductor substrate including a MOS device, a plurality of wiring regions formed on the semiconductor substrate, and a protective insulation film formed on the top layer of the wiring regions. The protective insulation film includes a first silicon oxide film, a second silicon oxide film formed on the first silicon oxide film, and a silicon nitride film composing the top layer.Type: GrantFiled: October 30, 1998Date of Patent: June 12, 2001Assignee: Seiko Epson CorporationInventors: Yukio Morozumi, Takenori Asahi
-
Patent number: 6246094Abstract: An integrated semiconductor device includes a substrate having a buried shallow trench isolation structure and an epitaxial layer disposed over the substrate and the buried shallow trench isolation structure. The epitaxial layer includes a shallow trench isolation structure that extends over the buried shallow trench isolation structure in the substrate to substantially reduce leakage current in the substrate to prevent device latch-up.Type: GrantFiled: October 20, 1998Date of Patent: June 12, 2001Assignee: Winbond Electronics CorporationInventors: Shyh-Chyi Wong, Shi-Tron Lin
-
Patent number: 6242789Abstract: A fuse for semiconductor devices in accordance with the present invention includes a substrate having a conductive path disposed on a surface thereof, a dielectric layer disposed on the substrate and a vertical fuse disposed perpendicularly to the surface through the dielectric layer and connecting to the conductive path, the vertical fuse forming a cavity having a liner material disposed along vertical surfaces of the cavity, the vertical surfaces being melted to blow the fuse. Methods for fabrication of the vertical fuse are also included.Type: GrantFiled: February 23, 1999Date of Patent: June 5, 2001Assignees: Infineon Technologies North America Corp., International Business Machines CorporationInventors: Stefan J. Weber, Axel Christoph Brintzinger, Roy Iggulden, Mark Hoinkis, Chandrasekhar Narayan, Robert Van Den Berg
-
Patent number: 6236117Abstract: A semiconductor device including a shunt interconnection which operates at higher speed and permits high density integration is provided. In the semiconductor device including the shunt interconnection, a shunt connection region for a word line and a first shunt interconnection including a metal are formed in the memory cell region. In the memory cell region, shunt connection region and shunt interconnection are electrically connected with each other through a word line contact plug formed in a contact hole.Type: GrantFiled: March 26, 1998Date of Patent: May 22, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoshiyuki Ishigaki, Hiroki Honda
-
Patent number: 6236059Abstract: A memory cell incorporating a chalcogenide element and a method of making same is disclosed. In the method, a doped silicon substrate is provided with two or more polysilicon plugs to form an array of diode memory cells. A layer of silicon nitride is disposed over the plugs. Using a poly-spacer process, small pores are formed in the silicon nitride to expose a portion of the polysilicon plugs. A chalcogenide material is disposed in the pores by depositing a layer of chalcogenide material on the silicon nitride layer and planarizing the chalcogenide layer to the silicon nitride layer using CMP. A layer of TiN is next deposited over the plugs, followed by a metallization layer. The TiN and metallization layers are then masked and etched to define memory cell areas.Type: GrantFiled: April 30, 1997Date of Patent: May 22, 2001Assignee: Micron Technology, Inc.Inventors: Graham R. Wolstenholme, Fernando Gonzalez, Russell C. Zahorik
-
Patent number: 6225681Abstract: An improved microelectronic interconnect structure and methods for forming the structure are disclosed. The microelectronic interconnect structure includes an organic-based coating that facilitates formation of electrical connections to the structure. The coating may be used to reduce oxidation of copper interconnects, which allows wire or bump attachment to the copper interconnect using conventional wire bonding or bump interconnect methods and apparatus. The coating is applied during a post chemical mechanical polishing process by placing the interconnect structure into a solution.Type: GrantFiled: September 7, 1999Date of Patent: May 1, 2001Assignee: Conexant Systems, Inc.Inventors: Surasit Chungpaiboonpatana, Craig Davidson
-
Patent number: 6222251Abstract: A transistor is formed on the substrate (10) with a graded doping profile for the gate electrode (22). This graded profile is performed for an N-channel transistor by depositing the gate electrode with two separate layers of material. The first layer is a thin layer of N-doped poly, whereas the second layer is a layer of P-doped poly (18). A layer of cap oxide (20) is disposed over the gate electrode (22) to prevent further implantation of impurities during the source/drain implant operation.Type: GrantFiled: March 4, 1999Date of Patent: April 24, 2001Assignee: Texas Instruments IncorporatedInventor: Thomas C. Holloway
-
Patent number: 6215197Abstract: A resist pattern (51) is formed only on buried silicon oxide films (2) on the whole surface of an alignment mark area (11A) and a trench (10C). With the resist pattern (51), preetching is performed by dry etching, to remove the silicon oxide film (2) on the whole of a memory cell area (11B) and part of a peripheral circuit area (11C) by a predetermined thickness. After removing the resist pattern (51), a silicon oxide film (3) and a silicon nitride film (4) are removed by CMP polishing, to provide a height difference between the highest portion and the lowest portion of the silicon oxide film (2A) which serves as an alignment mark. Thus, a semiconductor device with trench isolation structure which achieves a highly accurate alignment without deterioration of device performance and a method for manufacturing the semiconductor device can be provided.Type: GrantFiled: December 12, 1997Date of Patent: April 10, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Toshiaki Iwamatsu
-
Patent number: 6215186Abstract: An electronic device is provided that compromises a dielectric layer (12) disposed outwardly from a substrate (10). The dielectric layer (12) has at least one contact opening (14) formed through the dielectric layer (12). The device has an adhesion layer (16) disposed outwardly from the exposed surfaces of the dielectric layer (12) and the substrate (10). A first barrier layer (18) is formed outwardly from the adhesion layer (16). A second barrier layer (20) is formed outwardly from the first barrier layer (18). A conductive plug (24) fills the contact opening (14) and is disposed outwardly from the second barrier layer (20).Type: GrantFiled: January 5, 1999Date of Patent: April 10, 2001Assignee: Texas Instruments IncorporatedInventors: Anthony J. Konecni, Srikanth Bolnedi
-
Patent number: 6208016Abstract: A typical integrated circuit interconnects millions of microscopic transistors and resistors with aluminum wires buried in silicon-dioxide insulation. Yet, aluminum wires and silicon-dioxide insulation are a less attractive combination than gold, silver, or copper wires combined with polymer-based insulation, which promise both lower electrical resistance and capacitance and thus faster, more efficient circuits. Unfortunately, conventional etch-based techniques are ineffective with gold, silver, or copper, and conventional polymer formation promote reactions with metals that undermine the insulative properties of polymer-based insulations. Accordingly, the inventor devised methods which use a liftoff procedure to avoid etching problems and a non-acid-polymeric precursor and non-oxidizing cure procedure to preserve the insulative properties of the polymeric insulator. The resulting interconnective structures facilitate integrated circuits with better speed and efficiency.Type: GrantFiled: February 24, 1999Date of Patent: March 27, 2001Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 6198173Abstract: A method of forming an SRAM transistor cell on a doped semiconductor substrate with a halo region in transistors thereof by the steps including well formation, field isolation formation, threshold voltage implant, gate oxidation; deposition of polysilicon and patterning thereof into gate electrode; post etching anneal; N type LDD photolithography and ion implanting NMOS transistor devices; ion implant halo regions in a transistor; P type LDD photolithography and ion implanting PMOS transistor devices; spacer formation; N+ source/drain photolithography and ion implanting; and P+ source/drain photolithography and ion implanting.Type: GrantFiled: November 20, 1998Date of Patent: March 6, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Jenn Ming Huang
-
Patent number: 6191462Abstract: A method of fabricating a MOSFET device structure, featuring a double insulator spacer, and improved source and drain engineering, has been developed. A silicon nitride-silicon oxide, double spacer, is used to prevent thinning of the insulator spacer, during a buffered hydrof luoric acid procedure, used prior to a metal deposition and metal silicide formation. A lightly doped source and drain region is formed prior to creation of the silicon oxide spacer, a medium doped source and drain region is formed prior to creation of the silicon nitride spacer, and a heavily doped source and drain region is formed following the creation of the silicon nitride spacer. This source and drain configuration increases device performance and reliability.Type: GrantFiled: February 20, 1998Date of Patent: February 20, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventor: Yu Chen-Hua
-
Patent number: 6124617Abstract: An N-type buried diffusion layer as a portion of the collector region of a bipolar transistor and an N-type buried diffusion layer of a memory cell region are simultaneously formed, and the buried diffusion layer of the memory cell region serves as a potential groove for electrons. The threshold voltage of a MOS transistor in the memory cell region is higher than the threshold voltage of a MOS transistor in a peripheral circuit region, preventing an increase in the standby current in the memory cell region. This increases the soft error resistance of the memory cell and prevents a decrease in the operating speed and an increase in the consumption power.Type: GrantFiled: November 5, 1997Date of Patent: September 26, 2000Assignee: Sony CorporationInventors: Ikuo Yoshihara, Kazuaki Kurooka