Patents Examined by Jack S Chen
-
Patent number: 11574807Abstract: The invention relates to a process for the preparation of a semiconductor material comprising at least one entirely monocrystalline semiconductor layer, said process comprising the steps of preparation of the surface of a first substrate to receive a monocrystalline silicon layer; deposition by Plasma-Enhanced Chemical Vapor Deposition (PECVD) of a layer of monocrystalline silicon by epitaxial growth with a growth rate gradient on the silicon layer monocrystalline obtained in step (i); and epitaxial growth of a monocrystalline layer of a semiconductor material on the monocrystalline silicon layer obtained in step (ii), to thus obtain a material comprising at least one entirely monocrystalline semiconductor layer. The invention also relates to a multilayer material comprising a monocrystalline layer of semiconductor material.Type: GrantFiled: November 15, 2018Date of Patent: February 7, 2023Assignees: CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, INSTITUT PHOTOVOLTAÏQUE D'ILE DE FRANCE (IPVF), ECOLE POLYTECHNIQUE, TOTALENERGIES SE, ELECTRICITE DE FRANCEInventors: Père Roca I Cabaroccas, Wanghua Chen, Romain Cariou
-
Patent number: 11574823Abstract: A heating apparatus, a method and a system for producing semiconductor chips in a wafer assembly are disclosed.Type: GrantFiled: September 10, 2021Date of Patent: February 7, 2023Assignee: OSRAM OLED GMBHInventor: Hans Lindberg
-
Patent number: 11569374Abstract: Structures including devices, such as transistors, integrated on a semiconductor substrate and methods of forming a structure including devices, such as transistors, integrated on a semiconductor substrate. A first transistor is formed in a first device region of a semiconductor substrate, and a second transistor is formed in a second device region of the semiconductor substrate. The second transistor includes a layer stack on the semiconductor substrate, and the layer stack includes a layer comprised of a III-V compound semiconductor material. A polycrystalline layer includes a section that is positioned in the semiconductor substrate beneath the first device region.Type: GrantFiled: December 2, 2020Date of Patent: January 31, 2023Assignee: GlobalFoundries U.S. Inc.Inventors: Siva P. Adusumilli, Mark Levy, Jeonghyun Hwang
-
Patent number: 11557476Abstract: There is provided a film forming method including: adsorbing fluorine onto a substrate on which a region in which a nitride film is exposed and a region in which an oxide film is exposed are provided adjacent to each other by supplying a fluorine-containing gas to the substrate, and forming a stepped surface on a side surface of the oxide film by selectively etching the nitride film, among the nitride film and the oxide film, so as to cause a surface of the nitride film to be more deeply recessed than a surface of the oxide film; and after the adsorbing the fluorine onto the substrate and forming the stepped surface, selectively forming a semiconductor film on the nitride film, among the nitride film and the oxide film, by supplying a raw material gas including a semiconductor material to the substrate.Type: GrantFiled: September 25, 2020Date of Patent: January 17, 2023Assignee: TOKYO ELECTRON LIMITEDInventors: Satoshi Takagi, Kazuya Kitamura, Hsiulin Tsai
-
Patent number: 11551991Abstract: A packaged semiconductor device includes a substrate, a heat-generating component positioned on a surface of the substrate, an enclosure at least partially surrounding the substrate and the heat-generating component, and a thermal interface material disposed between the heat-generating component and the enclosure. The enclosure includes a cover portion having a convexly curved surface configured to apply a pressure to the thermal interface material. The pressure may be substantially uniform over the area of the thermal interface material, or may be higher at a center of the thermal interface material than at a periphery of the thermal interface material.Type: GrantFiled: June 5, 2020Date of Patent: January 10, 2023Assignee: Western Digital Technologies, Inc.Inventors: Bo Yang, Chun Sean Lau, Ning Ye, Shrikar Bhagath
-
Patent number: 11545569Abstract: A method of fabricating a laterally diffused metal oxide semiconductor transistor including providing a substrate, forming a first well of a first doping polarity type in the substrate, forming a gate on a portion of the first well, the gate including an oxide layer and an at least partially conductive layer on the oxide layer, and forming a mask on at least a portion of the gate and at least a portion of the first well, wherein the mask has a sloping edge. The method further includes forming a second well of a second doping polarity type at least partially in the first well by implanting ions in the first well, the second well extending under a portion of the gate, the second doping polarity type being of opposite type to the first doping polarity type. The method includes forming a first one of a source and drain of the first doping polarity type in or on the second well, thereby defining a channel of the transistor under the gate.Type: GrantFiled: September 30, 2020Date of Patent: January 3, 2023Assignee: X-Fab Semiconductor Foundries GmbHInventors: Manoj Chandrika Reghunathan, Peter Hofmann
-
Patent number: 11545550Abstract: A semiconductor device includes a nitride semiconductor layer, an insulating layer provided on a surface of the nitride semiconductor layer, and a metal electrode in contact with the surface through an opening penetrating the insulating layer. The insulating layer includes a first SiN film having a concentration of chlorine (Cl) of 1×1020 [atoms/cm3] or more and a thickness of 30 nm or less, and a second SiN film having a concentration of chlorine (Cl) of 1×1019 [atoms/cm3] or less.Type: GrantFiled: December 30, 2020Date of Patent: January 3, 2023Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventor: Takahide Hirasaki
-
Patent number: 11538909Abstract: According to one embodiment, a semiconductor device includes a first crystal region, a second crystal region, a third crystal region, and a fourth crystal region. The first crystal region includes magnesium and Alx1Ga1-x1N (0?x1<1). The second crystal region includes Alx2Ga1-x2N (0<x2?1). The third crystal region is provided between the first crystal region and the second crystal region. The third crystal region includes oxygen and Alx3Ga1-x3N (0?x3?1 and x3<x2). The fourth crystal region is provided between the third crystal region and the second crystal region. The fourth crystal region includes Alx4Ga1-x4N (0?x4<1 and x4<x2).Type: GrantFiled: January 5, 2021Date of Patent: December 27, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Jumpei Tajima, Toshiki Hikosaka, Shinya Nunoue
-
Patent number: 11532478Abstract: A method for activating implanted dopants and repairing damage to dopant-implanted GaN to form n-type or p-type GaN. A GaN substrate is implanted with n- or p-type ions and is subjected to a high-temperature anneal to activate the implanted dopants and to produce planar n- or p-type doped areas within the GaN having an activated dopant concentration of about 1018-1022 cm?3. An initial annealing at a temperature at which the GaN is stable at a predetermined process temperature for a predetermined time can be conducted before the high-temperature anneal. A thermally stable cap can be applied to the GaN substrate to suppress nitrogen evolution from the GaN surface during the high-temperature annealing step. The high-temperature annealing can be conducted under N2 pressure to increase the stability of the GaN. The annealing can be conducted using laser annealing or rapid thermal annealing (RTA).Type: GrantFiled: November 8, 2021Date of Patent: December 20, 2022Assignee: The Government of the United States of America, as represented by the Secretary of the NavyInventors: Travis J. Anderson, James C. Gallagher, Marko J. Tadjer, Alan G. Jacobs, Boris N. Feigelson
-
Patent number: 11508830Abstract: In a described example, an integrated circuit (IC) is disclosed that includes a transistor. The transistor includes a substrate, and a buffer structure overlying the substrate. The buffer structure has a first buffer layer, a second buffer layer overlying the first buffer layer, and a third buffer layer overlying the second buffer layer. The first buffer layer has a first carbon concentration, the second buffer layer has a second carbon concentration lower than the first carbon concentration, and the third buffer layer has a third carbon concentration higher than the second carbon concentration. An active structure overlies the buffer structure.Type: GrantFiled: December 3, 2020Date of Patent: November 22, 2022Assignee: Texas Instruments IncorporatedInventors: Nicholas Stephen Dellas, Dong Seup Lee, Andinet Tefera Desalegn
-
Patent number: 11508854Abstract: A semiconductor device includes a first electrode, a first semiconductor region connected to the first electrode and being of a first conductivity type, a second semiconductor region provided on the first semiconductor region, contacting the first semiconductor region and being of a second conductivity type, first metal layers and second metal layers provided on the second semiconductor region and contacting the second semiconductor region, a third semiconductor region provided between the first semiconductor region and the first metal layer, and a second electrode. The third semiconductor region contacts the first and second semiconductor regions and being of the first conductivity type. An impurity concentration of the third semiconductor region is greater than an impurity concentration of the first semiconductor region. The second electrode contacts the first semiconductor region, the second semiconductor region, the first metal layers, and the second metal layers.Type: GrantFiled: February 17, 2021Date of Patent: November 22, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Kei Tanihira, Yoichi Hori
-
Patent number: 11502175Abstract: Wafers including a diamond layer and a semiconductor layer having III-Nitride compounds and methods for fabricating the wafers are provided. A nucleation layer, at least one semiconductor layer having III-Nitride compound and a protection layer are formed on a silicon substrate. Then, a silicon carrier wafer is glass bonded to the protection layer. Subsequently the silicon substrate, nucleation layer and a portion of the semiconductor layer are removed. Then, an intermediate layer, a seed layer and a diamond layer are sequentially deposited on the III-Nitride layer. Next, a substrate wafer that includes a glass substrate (or a silicon substrate covered by a protection layer) is glass bonded to the diamond layer. Then, the silicon carrier wafer and the protection layer are removed.Type: GrantFiled: June 18, 2020Date of Patent: November 15, 2022Assignee: RFHIC CorporationInventor: Won Sang Lee
-
Patent number: 11495459Abstract: Methods and systems for selectively depositing a p-type doped silicon germanium layer and structures and devices including a p-type doped silicon germanium layer are disclosed. An exemplary method includes providing a substrate, comprising a surface comprising a first area comprising a first material and a second area comprising a second material, within a reaction chamber; depositing a p-type doped silicon germanium layer overlying the surface, the p-type doped silicon germanium layer comprising gallium; and depositing a cap layer overlying the p-type doped silicon germanium layer. The method can further include an etch step to remove the cap layer and the p-type doped silicon germanium layer overlying the second material.Type: GrantFiled: August 20, 2020Date of Patent: November 8, 2022Assignee: ASM IP Holding B.V.Inventors: Lucas Petersen Barbosa Lima, Rami Khazaka, Qi Xie
-
Patent number: 11489040Abstract: A silicon carbide semiconductor device includes: a silicon carbide layer of a first conductive type including a defect region in which a crystal defect exists; a plurality of well regions of a second conductive type formed on the silicon carbide layer; source regions of the first conductive type formed in the well regions; gate oxide films formed on the silicon carbide layer, the well regions and the source regions; gate electrodes formed on the gate oxide films; and a source electrode electrically connected to the well regions and the source regions, wherein the source region is not formed in the defect region.Type: GrantFiled: September 15, 2020Date of Patent: November 1, 2022Assignee: Mitsubishi Electric CorporationInventor: Tomoaki Noguchi
-
Patent number: 11488825Abstract: A method includes forming a multi-layer mask over a dielectric layer. Forming the multi-layer mask includes forming a bottom layer over the dielectric layer. A first middle layer is formed over the bottom layer. The first middle layer includes a first silicon-containing material. The first silicon-containing material has a first content of Si—CH3 bonds. A second middle layer is formed over the first middle layer. The second middle layer includes a second silicon-containing material. The second silicon-containing material has a second content of Si—CH3 bonds less than the first content of Si—CH3 bonds.Type: GrantFiled: August 17, 2020Date of Patent: November 1, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Joung-Wei Liou, Chin Kun Lan
-
Patent number: 11489067Abstract: Electron gas transistor of normally open type, includes a first semiconductor layer laid out along a layer plane and a second semiconductor layer formed on the first semiconductor layer and laid out along the layer plane, the first and second semiconductor layers forming an electron gas layer at the interface thereof; a third semiconductor layer with P type doping formed on the second semiconductor layer and laid out along the layer plane, a first zone with N type doping of which a part is arranged within the thickness of the third semiconductor layer, the first zone-delimiting a source zone; a second zone with N or metal type doping having at least one part arranged in the second semiconductor layer; a source electrode formed on the source zone; a drain electrode formed on the first semiconductor layer; and a gate located between the source electrode and the second zone.Type: GrantFiled: November 18, 2020Date of Patent: November 1, 2022Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Julien Buckley, Blend Mohamad, Florian Rigaud-Minet
-
Patent number: 11482467Abstract: A method of manufacturing a semiconductor device includes adhering together a heat dissipating body and a plurality of heat generating bodies via a thermally conductive sheet, by applying pressure to the heat dissipating body and the plurality of heat generating bodies in a thickness direction of the thermally conductive sheet with the thermally conductive sheet disposed therebetween, the thermally conductive sheet having a compression modulus of 1.40 MPa or less under a compressive stress of 0.10 MPa at 150° C.Type: GrantFiled: August 23, 2018Date of Patent: October 25, 2022Assignee: SHOWA DENKO MATERIALS CO., LTD.Inventors: Mika Kobune, Michiaki Yajima
-
Patent number: 11482466Abstract: A method of manufacturing a semiconductor device includes: adhering together a heat generating body and a heat dissipating body via a thermally conductive sheet by applying a pressure on the heat generating body and the heat dissipating body in a thickness direction of the thermally conductive sheet with the thermally conductive sheet disposed therebetween, the thermally conductive sheet having a compression modulus of 1.40 MPa or less under a compressive stress of 0.10 MPa at 150° C., and a tack strength of 5.0 N·mm or more at 25° C.Type: GrantFiled: August 23, 2018Date of Patent: October 25, 2022Assignee: SHOWA DENKO MATERIALS CO., LTD.Inventors: Mika Kobune, Michiaki Yajima
-
Patent number: 11476335Abstract: Wafers including a diamond layer and a semiconductor layer having III-Nitride compounds and methods for fabricating the wafers are provided. A nucleation layer, at least one semiconductor layer having III-Nitride compound and a protection layer are formed on a silicon substrate. Then, a silicon carrier wafer is glass bonded to the protection layer. Subsequently the silicon substrate, nucleation layer and a portion of the semiconductor layer are removed. Then, an intermediate layer, a seed layer and a diamond layer are sequentially deposited on the III-Nitride layer. Next, a support wafer that includes a GaN layer (or a silicon layer covered by a protection layer) is deposited on the diamond layer. Then, the silicon carrier wafer and the protection layer are removed.Type: GrantFiled: June 29, 2020Date of Patent: October 18, 2022Assignee: RFHIC CorporationInventor: Won Sang Lee
-
Patent number: 11476119Abstract: A method for manufacturing a semiconductor structure that comprises providing a monocrystalline silicon base layer comprising a first region for manufacturing the III-N semiconductor device and a second region for manufacturing the silicon semiconductor device; providing on the monocrystalline silicon base layer a mask layer, the mask layer being interrupted, in the first region, by a recess in the monocrystalline silicon base layer, wherein the mask layer comprises a 2D material; forming, selectively, a layer of gamma-Al2O3 at the bottom of the recess by a first growth process; forming, selectively on the layer of gamma-Al2O3, a III-N semiconductor device stack by a second growth process, and thereafter; manufacturing, in the second region, at least partially a silicon semiconductor device.Type: GrantFiled: July 14, 2021Date of Patent: October 18, 2022Assignee: IMEC VZWInventors: Ming Zhao, Annelies Delabie