Patents Examined by Jack S Chen
-
Patent number: 11251169Abstract: A method of fabricating a semiconductor package includes preparing a panel package including a redistribution substrate, a connection substrate and a plurality of lower semiconductor chips; sawing the panel package to form a plurality of separated strip packages each of which includes the sawed redistribution substrate, at least two of the lower semiconductor chips, and the sawed connection substrate; and providing a plurality of upper semiconductor chips on one of the strip packages to electrically connect the upper semiconductor chips to the sawed connection substrate.Type: GrantFiled: August 23, 2019Date of Patent: February 15, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Young Lee, Dongok Kwak, Boseong Kim, Sang Sub Song, Joonyoung Oh
-
Patent number: 11244865Abstract: The disclosure includes forming a SiGe region on two adjacent fin structures and a SiP region on the fin structures adjacent to the SiGe region; forming SDB trenches; forming SiN plugs over the SDB trenches to make top-sealed hollow SDB trenches. The process for forming SDB trenches adds no additional cost, and the process is compatible with existing process flow. The SiN plugs are configured to seal the SDB trenches from top, such that the SDB trenches are filled with air and do not need to be thermally annealed. The advantage includes low fin loss in the annealing oxidation process and better controlled uniformity of the SDB trenches. Air in the SDB trenches reduces the parasitic capacitance of adjacent contacts, therefore and it is conducive to improving the device speed.Type: GrantFiled: September 21, 2020Date of Patent: February 8, 2022Assignee: SHANGHAI HUALI INTEGRATED CIRCUIT CORPORATIONInventor: Yong Li
-
Patent number: 11239079Abstract: A semiconductor device according to an embodiment includes: a silicon carbide layer; a silicon oxide layer; and a region disposed between the silicon carbide layer and the silicon oxide layer and having a nitrogen concentration equal to or more than 1×1021 cm?3. A nitrogen concentration distribution in the silicon carbide layer, the silicon oxide layer, and the region have a peak in the region, a nitrogen concentration at a first position 1 nm away from the peak to the side of the silicon oxide layer is equal to or less than 1×1018 cm?3 and a carbon concentration at the first position is equal to or less than 1×1018 cm3, and a nitrogen concentration at a second position 1 nm away from the peak to the side of the silicon carbide layer is equal to or less than 1×1018 cm?3.Type: GrantFiled: August 24, 2020Date of Patent: February 1, 2022Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Tatsuo Shimizu, Yukio Nakabayashi, Johji Nishio, Chiharu Ota, Toshihide Ito
-
Patent number: 11211248Abstract: A method for p-type doping of a silicon carbide layer includes first implantation step of implanting aluminum dopants into a preselected region of the silicon carbide layer by ion implantation, an annealing step of annealing the silicon carbide layer after performing the first implantation step, a second implantation step of implanting beryllium dopants into the preselected region by ion implantation before the annealing step. A ratio of the total aluminum dose in the first implantation step to the total beryllium dose in the second implantation step is in a range between 0.1 and 10.Type: GrantFiled: February 28, 2019Date of Patent: December 28, 2021Assignee: ABB Power Grids Switzerland AGInventors: Giovanni Alfieri, Vinoth Sundaramoorthy
-
Patent number: 11205727Abstract: The present application discloses an array substrate and a display panel. The array substrate includes an underlying substrate and a first color resist layer. The first color resist layer is formed on the underlying substrate to block a channel region. The first color resist layer has at least two color resist layers, and the two color resist layers correspond to different colors and are disposed in a stack-up manner.Type: GrantFiled: October 31, 2018Date of Patent: December 21, 2021Assignees: CHONGQING HKC OPTOELECTRONICS TECHNOLOGY CO., LTD., HKC CORPORATION LIMITEDInventor: Zhenli Song
-
Patent number: 11201058Abstract: A method for activating implanted dopants and repairing damage to dopant-implanted GaN to form n-type or p-type GaN. A GaN substrate is implanted with n- or p-type ions and is subjected to a high-temperature anneal to activate the implanted dopants and to produce planar n- or p-type doped areas within the GaN having an activated dopant concentration of about 1018-1022 cm?3. An initial annealing at a temperature at which the GaN is stable at a predetermined process temperature for a predetermined time can be conducted before the high-temperature anneal. A thermally stable cap can be applied to the GaN substrate to suppress nitrogen evolution from the GaN surface during the high-temperature annealing step. The high-temperature annealing can be conducted under N2 pressure to increase the stability of the GaN. The annealing can be conducted using laser annealing or rapid thermal annealing (RTA).Type: GrantFiled: July 13, 2020Date of Patent: December 14, 2021Assignee: The Government of the United States of America, as represented by the Secretary of the NavyInventors: Travis J. Anderson, James C. Gallagher, Marko J. Tadjer, Alan G. Jacobs, Boris N. Feigelson
-
Patent number: 11195767Abstract: A method for forming a semiconductor structure comprising: providing a silicon substrate having a first and a second flat top surface belonging to a first and a second substrate region respectively, the first top surface being lower than the second top surface, thereby forming a step delimiting the first and the second substrate region. The method further comprises forming, at least partially, one or more silicon semiconductor devices in the second substrate region, and forming, at least partially, one or more III-V semiconductor devices in the first substrate region.Type: GrantFiled: August 23, 2019Date of Patent: December 7, 2021Assignee: IMEC VZWInventors: Amey Mahadev Walke, Liesbeth Witters, Niamh Waldron, Robert Langer, Bernardette Kunert
-
Patent number: 11195957Abstract: Disclosed is a Schottky barrier diode which may be applied to an application that requires a low off current (Ioff), such as a mobile integrated circuit. The Schottky barrier diode can improve a blocking characteristic for a backward current flow while maintaining an advantage of a turn-on current, by improving the structure of a contact surface that is pinched off by depletion.Type: GrantFiled: July 27, 2020Date of Patent: December 7, 2021Assignee: Silicon Works Co., Ltd.Inventor: Kee Joon Choi
-
Patent number: 11195907Abstract: A semiconductor device includes: a drift layer of a first conductivity type which is made of silicon carbide; a junction region formed on one main surface of the drift layer; a junction termination extended region of the drift layer, the junction termination extended region being formed outside the junction region when the one main surface is viewed in plan view, and the junction termination extended region containing an impurity of a second conductivity type opposite to the first conductivity type; and a guard ring region of the drift layer, the guard ring region being formed at a position overlapping the junction termination extended region when the one main surface is viewed in plan view, and the guard ring region containing the impurity of the second conductivity type with a concentration that is higher than that of the junction termination extended region, wherein in the junction termination extended region, the concentration of the impurity of the second conductivity type in a depth direction from the oType: GrantFiled: February 13, 2018Date of Patent: December 7, 2021Assignee: SHINDENGEN ELECTRIC MANUFACTURING CO., LTD.Inventors: Akihiko Shibukawa, Yusuke Maeyama, Shunichi Nakamura
-
Patent number: 11183635Abstract: A method for forming a semiconductor device is disclosed. The method for forming the semiconductor device includes forming a first sacrificial film over a target layer to be etched, forming a first partition mask over the first sacrificial film, forming a first sacrificial film pattern by etching the first sacrificial film using the first partition mask, forming a first spacer at a sidewall of the first sacrificial film pattern, and forming a first spacer pattern by removing the first sacrificial film pattern. The first partition mask includes a plurality of first line-shaped space patterns extending in a first direction. A width of at least one space pattern located at both edges from among the plurality of first space patterns is smaller than a width of each of other space patterns.Type: GrantFiled: September 2, 2020Date of Patent: November 23, 2021Assignee: SK Hynix Inc.Inventors: Joo Young Moon, Young Seok Ko, Soo Gil Kim
-
Patent number: 11183433Abstract: Provided is a method of evaluating a silicon layer, including forming an oxide film on a surface of a silicon layer, performing a charging treatment of charging a surface of the formed oxide film to a negative charge, and measuring a resistivity of the silicon layer that has been subjected to the charging treatment by a van der Pauw method.Type: GrantFiled: January 18, 2019Date of Patent: November 23, 2021Assignee: SUMCO CORPORATIONInventors: Sayaka Makise, Shuichi Samata, Noritomo Mitsugi, Sumio Miyazaki
-
Patent number: 11183581Abstract: A semiconductor device structure and method for fabricating the same. The semiconductor device structure includes a semiconductor fin and a liner in contact with end portions of the semiconductor fin. A first source/drain contacts the liner and sidewalls of the semiconductor fin. A gate structure is in contact with and surrounds the semiconductor fin. A second source/drain is formed above the first source/drain. The method includes forming, on a substrate, at least one semiconductor fin having a first spacer in contact with an upper portion of the semiconductor fin, and a second spacer in contact with the first spacer and a lower portion of the semiconductor fin. The semiconductor fin is patterned into a plurality of semiconductor fins. A liner is formed on exposed end portions of each semiconductor fin of the plurality of semiconductor fins.Type: GrantFiled: September 25, 2019Date of Patent: November 23, 2021Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Juntao Li, Ruilong Xie, Chanro Park
-
Patent number: 11152504Abstract: Methods of fabricating a field-effect transistor, where the methods include providing a substrate, forming a first well of a first doping polarity type in the substrate, and forming a gate on a portion of the first well, the gate comprising an oxide layer and an at least partially conductive layer on the oxide layer. A second well of a second doping polarity type is formed by implanting ions in the first well, the second well extending under a portion of the gate. A first one of a source and drain of the first doping polarity type in or on the second well is formed, thereby defining a channel of the transistor under the gate. A second one of the source and drain of the first doping polarity type in or on the first well is formed. The second well may be formed by means of a two-step implant.Type: GrantFiled: June 5, 2018Date of Patent: October 19, 2021Assignee: X-FAB SEMICONDUCTOR FOUNDRIES GMBHInventors: Manoj Chandrika Reghunathan, Peter Hofmann
-
Patent number: 11152231Abstract: A heating apparatus, a method and a system for producing semiconductor chips in a wafer assembly are disclosed. In an embodiment a heating device includes a heating plane configured to be arranged parallel to a plane of the semiconductor chips in the wafer composite and a first heating unit extending substantially in a radial direction with respect to a reference point in the heating plane, wherein the first heating unit includes a plurality of inductive heating elements arranged adjacent to each other in a substantially radial direction, each inductive heating element having a predetermined distance from the reference point, and wherein the inductive heating elements are formed as electromagnets or permanent magnets configured to generate eddy currents in a carrier of the wafer composite.Type: GrantFiled: October 11, 2017Date of Patent: October 19, 2021Assignee: OSRAM OLED GMBHInventor: Hans Lindberg
-
Patent number: 11139387Abstract: A method of forming a semiconductor device includes forming, on a lower structure, a mold structure having interlayer insulating layers and gate layers alternately and repeatedly stacked. Each of the gate layers is formed of a first layer, a second layer, and a third layer sequentially stacked. The first and third layers include a first material, and the second layer includes a second material having an etch selectivity different from an etch selectivity of the first material. A hole formed to pass through the mold structure exposes side surfaces of the interlayer insulating layers and side surfaces of the gate layers. Gate layers exposed by the hole are etched, with an etching speed of the second material differing from an etching speed of the first material, to create recessed regions.Type: GrantFiled: August 23, 2019Date of Patent: October 5, 2021Assignee: Samsung Electronics Co., Ltd.Inventor: Jun Noh Lee
-
Patent number: 11139324Abstract: A method of manufacturing array substrate and a display panel, wherein, the method of manufacturing array substrate includes: depositing a gate electrode, a gate insulation layer, a semiconductor layer, a metal layer and a photoresist; forming an non-exposure area, a partial exposure area and a full exposure area through exposure and developing; then, performing a first ashing treatment and a wet etching to form a metal layer recess, and performing a second ashing treatment to etch off residual photoresist which remains in the metal layer recess after the first ashing treatment; and finally performing a dry etching to form a pattern of a channel region.Type: GrantFiled: May 9, 2020Date of Patent: October 5, 2021Assignee: HKC CORPORATION LIMITEDInventors: Tingting Fu, Bangtong Ge
-
Patent number: 11131022Abstract: Apparatus and methods to process one or more wafers are described. A substrate is exposed to a plurality of process stations to deposit, anneal, treat and optionally etch a film in small increments to provide self-aligned growth of the film on a substrate surface.Type: GrantFiled: May 15, 2019Date of Patent: September 28, 2021Assignee: APPLIED MATERIALS, INC.Inventor: Suketu Arun Parikh
-
Patent number: 11127781Abstract: An apparatus for positioning micro-devices on a destination substrate includes a first support to hold a destination substrate, a second support to provide or hold a transfer body having a surface to receive an adhesive layer, a light source to generate a light beam, a mirror configured to adjustably position the light beam on the adhesive layer on the transfer body, and a controller. The controller is configured to cause the light source to generate the light beam and adjust the mirror to position the light beam on the adhesive layer so as to selectively expose one or more portions of the adhesive layer to create one or more neutralized portions. The transfer body and the destination substrate are moved away from each other and one or more micro-devices corresponding to the one or more neutralized portions of the adhesive layer remain on the destination substrate.Type: GrantFiled: February 28, 2020Date of Patent: September 21, 2021Assignee: Applied Materials, Inc.Inventors: Manivannan Thothadri, Robert Jan Visser
-
Patent number: 11119415Abstract: Methods and apparatus are disclosed for determining a characteristic of a structure. In one arrangement, the structure is illuminated with first illumination radiation to generate first scattered radiation. A first interference pattern is formed by interference between a portion of the first scattered radiation reaching a sensor and first reference radiation. The structure is also illuminated with second illumination radiation from a different direction. A second interference pattern is formed using second reference radiation. The first and second interference patterns are used to determine the characteristic of the structure. Azimuthal angles of the first and second reference radiations onto the sensor are different.Type: GrantFiled: April 5, 2019Date of Patent: September 14, 2021Assignee: ASML Netherlands B.V.Inventors: Johannes Fitzgerald De Boer, Vasco Tomas Tenner, Arie Jeffrey Den Boef, Christos Messinis
-
Patent number: 11114645Abstract: Provided is a display device including a display panel and a polarization member on the display panel, wherein the polarization member includes a polarizer, and a plurality of functional layers on at least one surface of the polarizer, wherein at least one of the plurality of functional layers includes a first light absorbing dye that absorbs light having a wavelength of greater than about 380 nm and equal to or less than about 450 nm.Type: GrantFiled: April 28, 2017Date of Patent: September 7, 2021Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jungjin Yang, Myunghwan Kim, Sunhwa Kim, Jieun Park, Wonjun Song, Kwanhee Lee, Dukjin Lee, Woosuk Jung, Heeseong Jeong