Patents Examined by Jerome Jackson
-
Patent number: 9406506Abstract: A structure having application to electronic devices includes a III-V layer having high crystal quality and a low defect density on a lattice mismatched substrate. Trenches are formed in a layer of III-V semiconductor material grown on a substrate having a different lattice constant. Dielectric material is deposited within the trenches, forming dielectric regions. A portion of the layer of III-V material is removed, leaving new trenches defined by the dielectric regions. A new layer of III-V semiconductor material having reduced defect density is grown on the remaining portion of the originally deposited III-V semiconductor layer and within the trenches defined by the dielectric regions.Type: GrantFiled: November 5, 2014Date of Patent: August 2, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Keith E. Fogel, Pouya Hashemi, Ali Khakifirooz, Alexander Reznicek
-
Patent number: 9401472Abstract: Programmable impedance elements structures, devices and methods are disclosed. Methods can include: forming a first electrode layer within an electrode opening that extends through a cap layer; planarizing to expose a top of the cap layer; cleaning the exposed top surface of the cap layer to remove residual species from previous process steps. Additional methods can include forming at least a base ion conductor layer having an active metal formed therein that may ion conduct within the ion conductor layer; and forming an inhibitor material that mitigates agglomeration of the active metal within the base ion conductor layer as compared to the active metal alone. Programmable impedance elements and/or devices can have switching material and electrodes parallel to both bottoms and sides of a cell opening formed in a cell dielectric. Other embodiments can include an ion conductor layer having an alloy of an active metal, or two ion conductor layers in contact with an active electrode.Type: GrantFiled: September 23, 2011Date of Patent: July 26, 2016Assignee: Adesto Technologies CorporationInventors: Chakravarthy Gopalan, Antonio R. Gallo, Yi Ma
-
Patent number: 9401467Abstract: Provided are a light emitting device (LED) package and a lighting system including the same. The LED package comprises a package body comprising a recess in an upper portion thereof, and an LED chip provided in the recess of the package body. The LED package has a structure in which the LED chip may be buried into a recess formed on a planar surface on the upper portion of the package body such that a bottom surface of the recess lies below the planar surface. Thus, a main path through which heat generated from the LED chip is transmitted may be expanded from a bottom surface of the LED chip up to a lateral surface thereof to widen a dissipation area, thereby improving thermal emission efficiency.Type: GrantFiled: April 27, 2010Date of Patent: July 26, 2016Assignee: LG INNOTEK CO., LTD.Inventor: Kyoung Woo Jo
-
Patent number: 9401343Abstract: A method of processing a semiconductor wafer includes forming semiconductor dies in the semiconductor wafer, each die having an active region containing devices of an integrated circuit and an edge region surrounding the active region, adjacent ones of the dies being separated by a scribe line. The method further includes forming interconnect wiring over the active region of each semiconductor die in an interlayer dielectric, forming ancillary wiring over the edge region of each die in the interlayer dielectric, forming a passivation on the interlayer dielectric, forming bond pads over the interconnect wiring of each die, the bond pads of each die being in electrical connection with the interconnect wiring of that die, and forming additional bond pads over the ancillary wiring of each semiconductor die, the additional bond pads of each die being in electrical connection with the interconnect wiring of that die.Type: GrantFiled: February 25, 2015Date of Patent: July 26, 2016Assignee: Infineon Technologies AGInventors: Achim Gratz, Scott David Wallace, Tobias Jacobs
-
Patent number: 9397271Abstract: An optoelectronic semiconductor component includes a connection carrier with at least two connection points and a carrier top that in a main side of the connection carrier, wherein the connection carrier configured with a silicone matrix with a fiber reinforcement, at least one optoelectronic semiconductor chip mounted on the connection carrier and in direct contact therewith, an annular potting body includes a soft silicone on the carrier top and in direct contact with the carrier top, but not in direct contact with the semiconductor chip, and a glass body comprising a glass sheet applied over the semiconductor chip and over sides of the potting body remote from the connection carrier, thereby forming a space between the semiconductor chip and the potting body.Type: GrantFiled: April 20, 2009Date of Patent: July 19, 2016Assignees: OSRAM Opto Semiconductors GmbH, Shin-Etsu Chemical Co., Ltd.Inventors: Harald Jaeger, Joerg Erich Sorg, Tsutomu Kashiwagi, Toshio Shiobara
-
Patent number: 9397209Abstract: A semiconductor structure has a second portion with an appendage on one side of the second portion and extruding along the longitudinal direction of the second portion. Moreover the semiconductor structure also has a gate line longitudinally parallel to the second portion, wherein the length of the gate line equals to the longitudinal length of the second portion.Type: GrantFiled: October 22, 2012Date of Patent: July 19, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Teng-Hao Yeh, Yen-Hao Shih
-
Patent number: 9397221Abstract: The present invention discloses a thin film transistor, comprising an active layer, a gate insulating layer, a gate electrode, a source electrode, and a drain electrode formed on a substrate. The active layer is above the substrate. The gate insulating layer, the source electrode, and the drain electrode are above the active layer. The gate electrode is above the gate insulating layer. Wherein, the thin film transistor further comprises a shielding layer between the substrate and the active layer, the shielding layer is used to absorb external light. The thin film transistor according to the present invention not only has strong stability, but also has high output efficiency. Moreover, the thin film transistor can follow the existing process, which facilitates mass production. The present invention further discloses a manufacturing method of the thin film transistor and a thin film transistor array substrate using the thin film transistor.Type: GrantFiled: December 5, 2013Date of Patent: July 19, 2016Assignee: Shenzhen China Star Optoelectronics Technology Co., LtdInventor: Chih-yu Su
-
Patent number: 9391075Abstract: An integrated circuit includes a first FET structure and a second FET structure, both of which being formed over a silicon substrate. The first FET structure includes a high-k material layer, a layer of a first workfunction material formed over the high-k material layer, a layer of a barrier material formed over the first workfunction material layer; and a layer of a gate fill material formed over the barrier material layer. The entirety of the barrier material layer and the gate fill material layer are formed above the first workfunction material layer. The second FET structure includes a layer of the high-k material, a layer of a second workfunction material formed over the high-k material layer, a low-resistance material layer formed over the second workfunction material layer and a layer of the barrier material formed over the low-resistance material layer.Type: GrantFiled: December 16, 2014Date of Patent: July 12, 2016Assignees: GLOBALFOUNDRIES, INC., INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ruilong Xie, Pranatharthi Haran Balasubramanian
-
Patent number: 9391149Abstract: A semiconductor device includes a drift region of a first doping type, a junction between the drift region and a device region, and a field electrode structure in the drift region. The field electrode structure includes a field electrode, a field electrode dielectric adjoining the field electrode, arranged between the field electrode and the drift region, and having an opening, and at least one of a field stop region and a generation region. The semiconductor device further includes a coupling region of a second doping type complementary to the first doping type. The coupling region is electrically coupled to the device region and coupled to the field electrode.Type: GrantFiled: June 19, 2013Date of Patent: July 12, 2016Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Franz Hirler
-
Patent number: 9385241Abstract: An electrostatic discharge (ESD) protection circuit coupled with an input/output (I/O) pad is provided. The ESD protection circuit includes a first field oxide device coupled between a first terminal that is capable of providing a first supply voltage and the I/O pad. The first field oxide device includes a drain end having a first type of dopant and a source end having the first type of dopant. The first field oxide device includes a first doped region having a second type of dopant disposed adjacent to the drain end of the first field oxide device and a second doped region having the second type of dopant disposed adjacent to the source end of the first field oxide device.Type: GrantFiled: April 23, 2010Date of Patent: July 5, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Chuan Lee, Kuo-Ji Chen, Wade Ma
-
Patent number: 9385240Abstract: A memory device includes a substrate, a first doped region, composite structures, word lines, and a charge storage layer. The first doped region is disposed on a surface of the substrate. The composite structures are disposed on the first doped region. Each composite structure includes two semiconductor fin structures and a dielectric layer. Each semiconductor fin structure includes a second doped region disposed at an upper portion of the semiconductor fin structure and a body region disposed between the second doped region and the first doped region. The dielectric layer is disposed between the semiconductor fin structures. The word lines are disposed on the substrate. Each word line covers a partial sidewall and a partial top of each composite structure. The charge storage layer is disposed between the composite structures and the word lines.Type: GrantFiled: March 3, 2015Date of Patent: July 5, 2016Assignee: MACRONIX International Co., Ltd.Inventors: Chih-Chieh Cheng, Shih-Guei Yan, Wen-Jer Tsai, Nan-Heng Lu
-
Patent number: 9385285Abstract: An array of housings with housing bodies and lenses is molded, or an array of housing bodies is molded and bonded with lenses to form an array of housings with housing bodies and lenses. Light-emitting diodes (LEDs) are attached to the housings in the array. An array of metal pads may be bonded to the back of the array or insert molded with the housing array to form bond pads on the back of the housings. The array is singulated to form individual LED modules.Type: GrantFiled: September 17, 2009Date of Patent: July 5, 2016Assignees: KONINKLIJKE PHILIPS N.V., LUMILEDS LLCInventors: Serge J. Bierhuizen, Nanze Patrick Wang, Gregory W. Eng, Decai Sun, Yajun Wei
-
Patent number: 9385008Abstract: A semiconductor component and a method for its production in semiconductor chip size, can have a semiconductor chip, which has external contacts of the semiconductor component that are arranged in the manner of a flip-chip on its active upper side. The semiconductor chip can be encapsulated by a plastic compound at least on its rear side and its side edges. The outer contacts, which can be arranged on external contact connecting areas, can project from the active upper side.Type: GrantFiled: March 2, 2011Date of Patent: July 5, 2016Assignee: Infineon Technologies AGInventors: Helmut Kiendl, Horst Theuss, Michael Weber
-
Patent number: 9385334Abstract: An object of the present invention is to provide an organic EL light-emitting device in which a permeation and diffusion of moisture from outside are prevented and a stable light-emitting characteristic is able to be maintained for a long period. The present invention relates to an organic EL light-emitting device comprising a sealing layer, a hygroscopic layer and a protective layer, which are aligned on the back of an organic electroluminescence element under a predetermined condition, wherein the sealing layer and the protective layer are constituted from a specific material, whereby it is possible to maintain a stable light-emitting characteristic for a long period together with suppressing the deterioration caused by moisture being permeated from outside.Type: GrantFiled: February 5, 2014Date of Patent: July 5, 2016Assignee: MITSUBISHI CHEMICAL CORPORATIONInventors: Keiko Saitou, Yoshimasa Bando, Atsushi Takahashi, Hideaki Okamoto
-
Patent number: 9379204Abstract: A structure having application to electronic devices includes a III-V layer having high crystal quality and a low defect density on a lattice mismatched substrate. Trenches are formed in a layer of III-V semiconductor material grown on a substrate having a different lattice constant. Dielectric material is deposited within the trenches, forming dielectric regions. A portion of the layer of III-V material is removed, leaving new trenches defined by the dielectric regions. A new layer of III-V semiconductor material having reduced defect density is grown on the remaining portion of the originally deposited III-V semiconductor layer and within the trenches defined by the dielectric regions.Type: GrantFiled: August 7, 2015Date of Patent: June 28, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Keith E. Fogel, Pouya Hashemi, Ali Khakifirooz, Alexander Reznicek
-
Patent number: 9379081Abstract: The invention proposes a semiconductor device package structure, comprising a substrate, an adhesive layer and a die. The substrate has electrical through-holes to inter-connect a first and second wiring circuit on a top surface and a bottom surface of the substrate respectively, wherein a contact conductive bump is formed on the first wiring circuit. The under-fill adhesive layer is formed on the top surface and the first wiring circuit of the substrate except the area of the die. The die has a bump structure on the bonding pads of the die, wherein the bump structure of the die is electrically connected to the contact conductive bump of the first wiring circuit of the substrate.Type: GrantFiled: March 24, 2014Date of Patent: June 28, 2016Assignee: KING DRAGON NTERNATIONAL INC.Inventors: Wen Kun Yang, Yu-Hsiang Yang
-
Patent number: 9379104Abstract: Methods for preparing a FinFET device with a protection diode formed prior to M1 formation and resulting devices are disclosed. Embodiments include forming plural fins on a substrate, with a STI region between adjacent fins; forming a dummy gate stack over and perpendicular to the fins, the gate stack including a dummy gate over a dummy gate insulating layer; forming sidewall spacers on opposite sides of the dummy gate stack; forming source/drain regions at opposite sides of the dummy gate stack; forming an ILD over the STI regions between fins; removing the dummy gate stack forming a gate cavity; forming a gate dielectric in the gate cavity; removing the gate dielectric from the gate cavity in a protection diode area, exposing an underlying fin; implanting a dopant into the exposed fin; and forming a RMG in the gate cavity, wherein a protection diode is formed in the protection diode area.Type: GrantFiled: March 5, 2015Date of Patent: June 28, 2016Assignee: GLOBALFOUNDRIES INC.Inventor: Xusheng Wu
-
Patent number: 9379060Abstract: A graphene wiring has a substrate, a catalyst layer on the substrate, a graphene layer on the catalyst layer, and a dopant layer on a side surface of the graphene layer. An atomic or molecular species is intercalated in the graphene layer or disposed on the graphene layer.Type: GrantFiled: March 10, 2014Date of Patent: June 28, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Hisao Miyazaki, Tadashi Sakai, Masayuki Katagiri, Yuichi Yamazaki, Naoshi Sakuma, Mariko Suzuki
-
Patent number: 9379165Abstract: A semiconductor memory device according to an embodiment described below comprises: first lines arranged in a first direction perpendicular to a main surface of a substrate and extending in a second direction crossing the first direction; second lines arranged in the second direction, extending in the first direction, and intersecting the first lines; memory cells disposed at intersections of the first lines and the second lines; and an interlayer insulating film provided between the second lines. The interlayer insulating film has an air gap extending continuously in the first direction so as to intersect at least some of the first lines aligned along the first direction. The interlayer insulating film also includes an insulating film positioned above the air gap and having a curved surface that protrudes toward a direction of the substrate.Type: GrantFiled: April 28, 2014Date of Patent: June 28, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Atsushi Yoshida, Hiroshi Kanno, Takayuki Tsukamoto, Takamasa Okawa, Hideyuki Tabata
-
Patent number: 9379048Abstract: In one embodiment, a semiconductor package includes a first and a second die flag, wherein the first and second die flags are separated by a gap. First and second metal oxide semiconductor field effect transistor (MOSFET) die are on the first and the second die flags, respectively. A power control integrated circuit (IC) is stacked on top of at least one of the first or the second MOSFET die. A mold compound is encapsulating the power control IC, the first and second MOSFET die, and the first and second die flags.Type: GrantFiled: February 28, 2013Date of Patent: June 28, 2016Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Frank Tim Jones, Phillip Celaya