Patents Examined by Joni Hsu
-
Patent number: 11182967Abstract: Devices, computer-readable media, and systems for augmented reality of available resources. In one embodiment, an electronic device includes a camera, a display screen, a memory including at least one of an available resources repository or an options repository, and an electronic processor. The electronic processor is configured to receive an image including a remuneration vehicle from the camera, recognize the remuneration vehicle that is included in the image, generate a graphical user interface including at least one of available resources or one or more options that are associated with remuneration vehicle based on information stored in the at least one of the available resources repository or the options repository, generate an augmented reality image by overlaying the graphical user interface that is generated onto the image from the camera, and control the display screen to display the augmented reality image.Type: GrantFiled: September 27, 2019Date of Patent: November 23, 2021Assignee: Mastercard International IncorporatedInventors: Kobi Gulersen, Brian Millar Adair Lang
-
Patent number: 11176170Abstract: One or more embodiments of the present specification provide blockchain-based data processing computer-implemented methods, non-transitory, computer-readable media, and computer-implemented systems. In an implementation, a computer-implemented method includes obtaining, by a first node device of a blockchain and from a distributed database of the blockchain, a target transaction that comprises state information of a target user. A data type of the state information and data content that corresponds to the data type of the state information is identified. A first graphical processing is performed on the data content that corresponds to the data type of the state information to obtain a state graphic that corresponds to the target user, where the first graphical processing is performed based on first predetermined data graphical processing logic that corresponds to the data type of the state information.Type: GrantFiled: January 28, 2021Date of Patent: November 16, 2021Assignee: Advanced New Technologies Co., Ltd.Inventors: Ziyuan Luo, Lindong Liu
-
Patent number: 11176634Abstract: Provided are methods and devices of picture processing and user interface display. The method includes: determining at least one picture in user interface data corresponding to a user interface; storing the at least one picture to an external storage device in an electronic device; and generating an index identifier based on a storage location of the at least one image picture in the external storage device, where the index identifier is used by the electronic device to read the at least one picture in the external storage device indexed by the index identifier for displaying the user interface. The present disclosure provides a guarantee for further improving the display effect of a user interface, saves the memory space of an MCU to a large extent, and improves the user experience.Type: GrantFiled: December 26, 2017Date of Patent: November 16, 2021Assignee: GOERTEK TECHNOLOGY CO., LTD.Inventor: Yanhong Yao
-
Patent number: 11164281Abstract: An apparatus to facilitate processing of a sparse matrix is disclosed. The apparatus includes a plurality of processing units each comprising one or more processing elements, including logic to read operands, a multiplication unit to multiply two or more operands and a scheduler to identify operands having a zero value and prevent scheduling of the operands having the zero value at the multiplication unit.Type: GrantFiled: May 21, 2020Date of Patent: November 2, 2021Assignee: Intel CorporationInventors: Eriko Nurvitadhi, Balaji Vembu, Tsung-Han Lin, Kamal Sinha, Rajikshore Barik, Nicolas C. Galoppo Von Borries
-
Patent number: 11164496Abstract: Methods and systems for multiple-buffered display rendering without the use of hardware or software interrupts. In a first repeating process, a processor writes data for a frame a selected frame buffer and, upon completion of the frame, a swap buffer signal is transmitted. In response to the swap buffer signal, the GPU updates a memory register of the display controller to indicate that the selected frame buffer can be used in the next display synchronization interval. In a separate repeating process, the display controller monitors memory register and, in a display synchronization interval, identifies the frame buffer to use for display.Type: GrantFiled: December 31, 2019Date of Patent: November 2, 2021Assignee: Channel One Holdings Inc.Inventor: Tomislav Malnar
-
Patent number: 11150101Abstract: It is an object of the invention to provide an improved device for positioning information at a location in an image. Hence the invention provides a device (100) for positioning information (18) at a location (17) in an image (13), the device (100) comprising: a detector (10) for recording the image (13), the image (13) comprising a light source (14), wherein a lighting characteristic (15) of the light source (14) comprises a code (16) indicative of the information (18) and the location (17) where to position the information (18) in the image (13); a processor (11) arranged for processing the image (13) to retrieve the code (16), retrieving the information (18) indicated by the code (16), retrieving the location (17) indicated by the code (16), processing the image (13) into a processed image (19) by positioning the information (18) at the location (17) in the image (13); an image rendering device (12) for rendering the processed image (19).Type: GrantFiled: July 16, 2018Date of Patent: October 19, 2021Assignee: SIGNIFY HOLDING B.V.Inventors: Dzmitry Viktorovich Aliakseyeu, Jérôme Eduard Maes, Dirk Valentinus René Engelen, Bartel Marinus Van De Sluis
-
Patent number: 11151772Abstract: A computer-implemented method of deriving 3D image data of a reconstruction volume from a plurality of 2D projections by way of filtered back-projection is disclosed. An embodiment of the method includes receiving a plurality of 2D projections of an imaged object, each 2D projection corresponding to a projection plane; applying a filter to each of the 2D projections to yield filtered 2D projections; calculating a filtered back-projection density distribution from the filtered 2D projections; calculating at least one modified filtered back-projection density distribution indicative of outlier values included in the filtered 2D projections; and calculating a revised filtered back-projection density distribution as a weighted linear combination of the filtered back-projection density distribution and the at least one modified filtered back-projection density distribution.Type: GrantFiled: August 5, 2020Date of Patent: October 19, 2021Assignee: SIEMENS HEALTHCARE GMBHInventor: Frank Dennerlein
-
Patent number: 11132204Abstract: A processing system includes a set of queues to store command buffers prior to execution in a corresponding plurality of pipelines. The processing system also includes one or more first doorbells and a second doorbell. The first doorbells map to one or more queues in the set of queues on a one-to-one basis. The second doorbell maps to a subset of the set of queues on a one-to-many basis. A doorbell monitor generates an interrupt in response to an empty queue in the subset becoming a non-empty queue. A scheduler polls the subset in response to the interrupt. The scheduler schedules a command buffer from the non-empty queue for execution or adds the command buffer to a pool for subsequent execution.Type: GrantFiled: December 19, 2019Date of Patent: September 28, 2021Assignee: ADVANCED MICRO DEVICES, INC.Inventor: Rex Eldon McCrary
-
Patent number: 11127335Abstract: A driving controller of a display device includes a driving frequency controller for receiving an image signal, determining a driving frequency based on the image signal, and outputting a masking enable signal corresponding to the driving frequency, and an image processor for converting the image signal into a data signal and outputting the data signal, wherein the image processor sequentially converts, based on the masking enable signal being at an active level, a part of bits of the image signal into the data signal corresponding to a plurality of dither patterns.Type: GrantFiled: June 4, 2020Date of Patent: September 21, 2021Inventors: Kuk-Hwan Ahn, HongSoo Kim, Junheyung Jung, Youngwook Yoo, Jungyu Lee, Hyunjun Lim, Byung Ki Chun
-
Patent number: 11114069Abstract: In some examples, a non-transitory machine readable medium storing instructions executable by a processor to store display information in a private memory hidden from an operating system (OS), and divisibly virtualize a contiguous planar display into a first area as a main display and a second area as a second display separate from the main display, where the continuous planar display is divisibly virtualized responsive to exposure of the display information to the OS or the display information being directly provided to a graphics processing unit (GPU).Type: GrantFiled: December 8, 2017Date of Patent: September 7, 2021Assignee: Hewlett-Packard Development Company, L.P.Inventors: Mario E Campos, Monji G Jabori, Scott Rawlings, Thong Thai
-
Patent number: 11113782Abstract: Various examples are disclosed for dynamic kernel slicing for virtual graphics processing unit (vGPU) sharing in serverless computing systems. A computing device is configured to provide a serverless computing service, receive a request for execution of program code in the serverless computing service in which a plurality of virtual graphics processing units (vGPUs) are used in the execution of the program code, determine a slice size to partition a compute kernel of the program code into a plurality of sub-kernels for concurrent execution by the vGPUs, the slice size being determined for individual ones of the sub-kernels based on an optimization function that considers a load on a GPU, determine an execution schedule for executing the individual ones of the sub-kernels on the vGPUs in accordance with a scheduling policy, and execute the sub-kernels on the vGPUs as partitioned in accordance with the execution schedule.Type: GrantFiled: October 15, 2019Date of Patent: September 7, 2021Assignee: VMware, Inc.Inventors: Chandra Prakash, Anshuj Garg, Uday Pundalik Kurkure, Hari Sivaraman, Lan Vu, Sairam Veeraswamy
-
Patent number: 11099633Abstract: Examples of techniques for augmented reality authoring using virtual reality are disclosed. In one example implementation according to aspects of the present disclosure, a computer-implemented method includes receiving, by a virtual reality processing system, a depth map from an augmented reality processing system, wherein the depth map is a map of a scene. The method further includes authoring, using the virtual reality processing system, an augmented reality experience in a virtual reality environment based at least in part on the depth map. The method further includes transmitting, by the virtual reality processing system, the augmented reality experience to the augmented reality processing system.Type: GrantFiled: April 27, 2017Date of Patent: August 24, 2021Assignee: Siemens AktiengesellschaftInventors: Mareike Kritzler, Asa MacWilliams
-
Patent number: 11094296Abstract: Methods, systems, and apparatus, including computer programs encoded on computer storage media, for enabling a variable refresh rate on a display. One of the methods includes receiving, from a content presentation device, a first signal set to a first value; completing generation of first visual content; and after completing the generation of the first visual content, determining that the first signal is set to the first value and a second threshold duration of time has not expired; sending, to the content presentation device, the first visual content, wherein sending the first visual content causes the content presentation device to change the first signal from the first value to the second value; and after sending the first visual content, receiving, from the content presentation device, the first signal set to the second value.Type: GrantFiled: August 20, 2019Date of Patent: August 17, 2021Assignee: Google LLCInventors: Wonjae Choi, Daniel Solomon, John Kaehler
-
Patent number: 11087562Abstract: A method of data processing for an augmented reality system. The method comprises obtaining augmented reality data output by an augmented reality application operating at a second trust level. The augmented reality data is for modifying a representation of a real-world environment for a user of the augmented reality system. The method also comprises obtaining object recognition data determined by an object recognition system operating at a first trust level. The object recognition data comprises an indication of an object belonging to a predetermined class of objects being present in the real-world environment. The method also comprises triggering modification of the augmented reality data in response to the object recognition data, based on prioritization of the first trust level over the second trust level.Type: GrantFiled: September 19, 2019Date of Patent: August 10, 2021Assignees: Apical Limited, Arm LimitedInventors: Daren Croxford, Roberto Lopez Mendez
-
Patent number: 11080056Abstract: Disclosed herein is a processor for deep learning. In one embodiment, the processor comprises: a load and store unit configured to load and store image pixel data and stencil data; a register unit, implementing a banked register file, configured to: load and store a subset of the image pixel data from the load and store unit, and concurrently provide access to image pixel values stored in a register file entry of the banked register file, wherein the subset of the image pixel data comprises the image pixel values stored in the register file entry; and a plurality of arithmetic logic units configured to concurrently perform one or more operations on the image pixel values stored in the register file entry and corresponding stencil data of the stencil data.Type: GrantFiled: October 31, 2019Date of Patent: August 3, 2021Assignee: Deep Vision, Inc.Inventors: Wajahat Qadeer, Rehan Hameed
-
Patent number: 11074667Abstract: Methods, systems, and devices for fast partial scalarization are described. A device may generate a representation of a set of vectors and a set of vector instructions associated with the set of vectors. The device may determine information associated with a vector in the set of vectors based on the representation, the information including an indication of splitting the vector and splitting one or more vector instructions associated with the vector. In some aspects, the device may associate the vector to one or more other vectors in the set of vectors based on one or more vector instructions related to the set of vectors. The device may update the information based on the associating and generate partially scalarized instructions based on the updating. The device may generate the partially scalarized instructions by excluding a subset of vector instructions and generating additional subsets of vector instructions and scalar instructions.Type: GrantFiled: March 17, 2020Date of Patent: July 27, 2021Assignee: QUALCOMM IncorporatedInventors: Aurangzeb, Litong Song, Ruihao Zhang
-
Patent number: 11061823Abstract: One embodiment provides for a graphics processor comprising a translation lookaside buffer (TLB) to cache a first page table entry for a virtual to physical address mapping for use by the graphics processor, the first page table entry to indicate that a first virtual page is cleared to a clear color and a graphics pipeline to bypass a memory access for the first virtual page based on the first page table entry, wherein the graphics pipeline is to read a field in the first page table entry to determine a value of the clear color.Type: GrantFiled: March 26, 2020Date of Patent: July 13, 2021Assignee: Intel CorporationInventors: Prasoonkumar Surti, Abhishek R. Appu, Kiran C. Veernapu
-
Patent number: 11055813Abstract: Techniques are disclosed for expanding a memory of a graphics processing unit. For example, a method comprises: receiving, from a graphics processing unit coupled to a host, an indication that data to be accessed by the graphics processing unit is absent in the memory of the graphics processing unit, where the data is stored in a storage device coupled to the host; in response to receiving the indication, determining, from a plurality of candidate paths, a path for migrating the data from the storage device to the memory of the graphics processing unit; causing the data to be migrated from the storage device to the memory of the graphics processing unit via the determined path; and instructing the graphics processing unit to access the data from the memory of the graphics processing unit. As such, a memory of a GPU can be expanded with an external storage device.Type: GrantFiled: February 24, 2020Date of Patent: July 6, 2021Assignee: EMC IP Holding Company LLCInventors: Fucai Liu, Anzhou Hou, Zhen Jia, Chenxi Hu
-
Patent number: 11048514Abstract: Embodiments are disclosed for inserting profiling instructions into graphics processing unit (GPU) kernels. An example apparatus includes an entry point detector to detect a first entry point address and a second entry point address of an original GPU kernel, the first entry point address including a first entry point instruction, the second entry point address including a second entry point instruction. An instruction inserter is to create a corresponding instrumented GPU kernel from the original GPU kernel by inserting first profiling initialization instructions at a first address of the instrumented GPU kernel, the instruction inserter to insert profiling measurement instructions into the instrumented GPU kernel. An entry point adjuster is to adjust a list of entry points of the instrumented GPU kernel to replace the first entry point address with the first address and the second entry point address with the second address.Type: GrantFiled: June 10, 2020Date of Patent: June 29, 2021Assignee: Intel CorporationInventors: Konstantin Levit-Gurevich, Orr Goldman
-
Patent number: 11036559Abstract: A graphics processor including a plurality of computational units includes a first computational unit including a plurality of sub-units and a state table that stores states of the plurality of sub-units, and a state manager that updates the state table in response to a first command and designates a state combination of the states stored in the state table in response to a second command. The state table includes a plurality of sub-tables respectively corresponding to sub-units of the plurality of sub-units, each sub-table including a row that designates the state combination of the states for each corresponding sub-unit. The state manager designates one of rows included in each of the plurality of sub-tables as the state combination of the states.Type: GrantFiled: July 18, 2019Date of Patent: June 15, 2021Assignee: Samsung Electronics Co., Ltd.Inventor: Seung-hun Jin