Patents Examined by José R. Díaz
-
Patent number: 10872904Abstract: Provided herein is a semiconductor device including N stacked groups (where N is a natural number greater than or equal to two) sequentially stacked over a substrate, each stacked group including interlayer insulating films and conductive patterns alternately stacked, and N concave portions each having stepped sidewalls formed in the interlayer insulating films and the conductive patterns of the stacked groups, the N concave portions each having stepped sidewalls being aligned in a first direction.Type: GrantFiled: January 8, 2020Date of Patent: December 22, 2020Assignee: SK hynix Inc.Inventor: Nam Jae Lee
-
Patent number: 10868142Abstract: A semiconductor device and a method of forming the same are provided. The method includes forming a sacrificial gate structure over an active region. A first spacer layer is formed along sidewalls and a top surface of the sacrificial gate structure. A first protection layer is formed over the first spacer layer. A second spacer layer is formed over the first protection layer. A third spacer layer is formed over the second spacer layer. The sacrificial gate structure is replaced with a replacement gate structure. The second spacer layer is removed to form an air gap between the first protection layer and the third spacer layer.Type: GrantFiled: January 11, 2019Date of Patent: December 15, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Ting Chien, Liang-Yin Chen, Yi-Hsiu Liu, Tsung-Lin Lee, Huicheng Chang
-
Patent number: 10854543Abstract: A semiconductor device includes: a substrate; a first wiring layer arranged above the substrate; a first insulating film covering the first wiring layer; a lower oxidation preventing film arranged on the first insulating film; at least one thin-film resistor arranged on the lower oxidation preventing film; an upper oxidation preventing film arranged on the at least one thin-film resistor; a second insulating film covering the lower oxidation preventing film, the at least one thin-film resistor, and the upper oxidation preventing film; a second wiring layer arranged on the second insulating film; and a third insulating film covering the second wiring layer. The first wiring layer overlaps an end portion of the at least one thin-film resistor when viewed in a normal direction of one surface of the substrate.Type: GrantFiled: October 2, 2015Date of Patent: December 1, 2020Assignee: DENSO CORPORATIONInventors: Shin Takizawa, Takashi Nakano
-
Patent number: 10845655Abstract: In an IPS-mode liquid crystal display device, the area of a terminal portion is decreased. A liquid crystal display device includes a TFT substrate and a counter substrate attached to the TFT substrate with a sealing material, and includes a display region and a terminal portion formed on the TFT substrate. A shielding transparent conductive film is formed on the outer side of the counter substrate. On the terminal portion, an earth pad formed with a transparent conductive film is formed on an organic passivation film. The shielding transparent conductive film is connected to the earth pad through a conductor. Below organic passivation film of the terminal portion, a wire is formed.Type: GrantFiled: April 16, 2020Date of Patent: November 24, 2020Assignee: Japan Display Inc.Inventors: Hiroyuki Abe, Kentaro Agata, Masaki Murase, Kazune Matsumura
-
Patent number: 10840424Abstract: Standardized photon building blocks are used to make both discrete light emitters as well as array products. Each photon building block has one or more LED chips mounted on a substrate. No electrical conductors pass between the top and bottom surfaces of the substrate. The photon building blocks are supported by an interconnect structure that is attached to a heat sink. Landing pads on the top surface of the substrate of each photon building block are attached to contact pads disposed on the underside of a lip of the interconnect structure. In a solder reflow process, the photon building blocks self-align within the interconnect structure. Conductors on the interconnect structure are electrically coupled to the LED dice in the photon building blocks through the contact pads and landing pads. The bottom surface of the interconnect structure is coplanar with the bottom surfaces of the substrates of the photon building blocks.Type: GrantFiled: July 3, 2019Date of Patent: November 17, 2020Assignee: BRIDGELUX, INC.Inventor: R. Scott West
-
Patent number: 10830952Abstract: A photonic structure can include in one aspect one or more waveguides formed by patterning of waveguiding material adapted to propagate light energy. Such waveguiding material may include one or more of silicon (single-, poly-, or non-crystalline) and silicon nitride.Type: GrantFiled: April 26, 2019Date of Patent: November 10, 2020Assignee: THE RESEARCH FOUNDATION FOR THE STATE UNIVERSITY OF NEW YORKInventors: Douglas Coolbaugh, Thomas Adam, Gerald L. Leake
-
Patent number: 10833081Abstract: Structures and methods that facilitate forming isolated contacts in stacked vertical transport field effect transistors (VTFETs). A pair of stacked VTFETs are formed on a substrate and isolated from each other. A via or hole is formed to extend to a drain of the second VTFET and a source of the first VTFET. The via is filled with a metal below the first VTFET to form the second contact. The second contact is capped with a non-conductive material and the remaining portion of the via is filled with metal to form the first contact. Alternatively, a via or hole is formed to extend to a source of the second VTFET and a source of the first VTFET. The second contact may serve as a local interconnect, a ground, or a voltage source connection.Type: GrantFiled: April 9, 2019Date of Patent: November 10, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chen Zhang, Heng Wu, Joshua M. Rubin, Tenko Yamashita
-
Patent number: 10825803Abstract: A light emitting device includes a substrate, light emitting elements, light transmissive members, an underfill, and a cover member. The light emitting elements are mounted on the substrate. The light transmissive members are each disposed on an upper surface of each of the light emitting elements. The underfill covers an upper surface of the substrate, lateral surfaces of the light emitting elements, and lateral surfaces of the light transmissive members between the light transmissive members. The cover member covers an upper surface of the underfill and has a hardness greater than a hardness of the underfill.Type: GrantFiled: September 2, 2019Date of Patent: November 3, 2020Assignee: NICHIA CORPORATIONInventors: Kenji Ozeki, Hiroki Fukuta
-
Patent number: 10818842Abstract: A method and system utilizes ink jetting or printing of surface work function modification material or solution to form modified p-type and/or n-type electrodes. The proposed method is suitable for making complementary OTFT circuits in roll-to-roll fabrication environment.Type: GrantFiled: October 22, 2019Date of Patent: October 27, 2020Assignee: PALO ALTO RESEARCH CENTER INCORPORATEDInventors: Ping Mei, Robert A. Street, Gregory L. Whiting, Sivkheng Kor, Steven E. Ready
-
Patent number: 10818679Abstract: In a MONOS memory of the split-gate type formed by a field effect transistor formed on a fin, it is prevented that the rewrite lifetime of the MONOS memory is reduced due to charges being locally transferred into and out of an ONO film in the vicinity of the top of the fin by repeating the write operation and the erase operation. By forming a source region at a position spaced downward from a first upper surface of the fin in a region directly below a memory gate electrode, the current is prevented from flowing concentratedly at the upper end of the fin.Type: GrantFiled: July 2, 2019Date of Patent: October 27, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Digh Hisamoto, Yoshiyuki Kawashima
-
Patent number: 10818691Abstract: A semiconductor memory device includes a conducting layer and an insulating layer that are disposed above a semiconductor substrate, a plurality of pillars that extend in a direction which crosses a surface of the semiconductor substrate, and a plate that is disposed between the plurality of pillars and extends in the same direction as the pillars. A surface of the plate, which faces the pillars, has convex portions and non-convex portions.Type: GrantFiled: September 13, 2019Date of Patent: October 27, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Toshifumi Minami, Atsuhiro Sato, Keisuke Yonehama, Yasuyuki Baba, Hiroshi Shinohara, Hideyuki Kamata, Teppei Higashitsuji
-
Patent number: 10802545Abstract: The present disclosure relates to a display panel including a display area that can be stretched by including a plurality of stretching units and a peripheral area positioned at an edge of the display area. Each of the stretching units includes: a plurality of islands separately disposed to include a plurality of pixels disposed therein; a plurality of bridges extended from the islands to connect adjacent islands or to connect the islands with the peripheral area; and a plurality of openings disposed adjacent to the bridges, between the bridges, and between the bridges and the islands, wherein areas of the islands are gradually increased toward the peripheral area.Type: GrantFiled: September 26, 2019Date of Patent: October 13, 2020Assignee: Samsung Display Co., Ltd.Inventors: Jong Ho Hong, Hye Jin Joo, Gun Mo Kim, Il Gon Kim, Jae Min Shin
-
Patent number: 10797158Abstract: A MOS transistor is produced on and in an active zone and included a source region and a drain region. The active zone has a width measured transversely to a source-drain direction. A conductive gate region of the MOS transistor includes a central zone and, at a foot of the central zone, at least one stair that extends beyond the central zone along at least an entirety of the width of the active zone.Type: GrantFiled: July 16, 2018Date of Patent: October 6, 2020Assignee: STMicroelectronics (Rousset) SASInventors: Julien Delalleau, Christian Rivero
-
Patent number: 10790388Abstract: A semiconductor device with improved performance. A channel region and a well region having a lower impurity concentration than the channel region are formed in a semiconductor substrate on the source region side of an LDMOS. The channel region partially overlaps a gate electrode in plan view. In the gate length direction of the LDMOS, an end of the well region in the channel region is at a distance from the end of the gate electrode on the source region side of the LDMOS in a manner to be away from the gate electrode.Type: GrantFiled: July 16, 2018Date of Patent: September 29, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Makoto Koshimizu, Komaki Inoue, Hideki Niwayama
-
Patent number: 10790257Abstract: Semiconductor packages including active package substrates are described. In an example, the active package substrate includes an active die between a top substrate layer and a bottom substrate layer. The top substrate layer may include a via and the active die may include a die pad. An anisotropic conductive layer may be disposed between the via and the die pad to conduct electrical current unidirectionally between the via and the die pad. In an embodiment, the active die is a flash memory controller and a memory die is mounted on the top substrate layer and placed in electrical communication with the flash memory controller through the anisotropic conductive layer.Type: GrantFiled: September 30, 2016Date of Patent: September 29, 2020Assignee: Intel CorporationInventors: Juan Eduardo Dominguez, Hyoung Il Kim
-
Patent number: 10788446Abstract: A semiconductor device includes a first passivation layer disposed on a semiconductor base. The semiconductor device further includes a dielectric layer disposed on the first passivation layer. The semiconductor device further includes a plurality of pillars disposed in an opening in the dielectric layer and the first passivation layer and from a top surface of the semiconductor base. The semiconductor device further includes a metal layer disposed on the exterior surfaces of the plurality of pillars and sidewalls of the dielectric layer and the first passivation layer and on the exposed top surface of the semiconductor base. The semiconductor device further includes a second passivation layer disposed on the metal layer and a top surface of the semiconductor device; wherein the second passivation layer has an electrical charge.Type: GrantFiled: April 9, 2019Date of Patent: September 29, 2020Assignee: International Business Machines CorporationInventors: Juntao Li, Kangguo Cheng, Ruilong Xie, Chanro Park
-
Patent number: 10784369Abstract: A high-voltage semiconductor device includes a semiconductor substrate having a first conductivity type, a source region and a drain region disposed on the semiconductor substrate. The drain region has a second conductivity type that is the opposite of the first conductivity type, and the source region includes a part having the first conductivity type and another part having the second conductivity type. The device includes a first and a second isolation structures disposed on two opposite sides of the drain region. The first isolation structure is between the source and the drain region. The device includes a first well region disposed below the second isolation structure. The top surface of the first well region is adjacent to the bottom surface of the second isolation structure. In addition, the device includes a first buried layer disposed in the semiconductor substrate and that overlaps the first well region.Type: GrantFiled: April 9, 2019Date of Patent: September 22, 2020Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Vivek Ningaraju, Vinay Suresh, Po-An Chen
-
Patent number: 10770687Abstract: A standard direction (S) is a horizontal direction (a direction along X direction in the drawing). A base material (200) is supported by a frame body (250) so that a second surface (204) of the base material (200) is oriented obliquely upward from the standard direction (S). Thereby, a reference direction (R) is oriented obliquely upward from the standard direction (S). Light from the light-emitting system (20) has standard chromaticity in the standard direction (S). In addition, the light from the light-emitting system (20) has first chromaticity and second chromaticity in a first side direction (S1) and a second side direction (S2), respectively, the first side direction (S1) and the second side direction (S2) being symmetric with respect to the standard direction (S). A difference between the first chromaticity and the standard chromaticity is smaller than a difference between the second chromaticity and the standard chromaticity.Type: GrantFiled: July 12, 2016Date of Patent: September 8, 2020Assignee: PIONEER CORPORATIONInventor: Hiroaki Kitahara
-
Patent number: 10770356Abstract: An apparatus includes a first source and a common drain and on opposite sides of a first gate surrounded by a first gate spacer, a second source and the common drain on opposite sides of a second gate surrounded by a second gate spacer, a first protection layer formed along a sidewall of the first gate spacer, wherein a top surface of the first protection layer has a first slope, a second protection layer formed along a sidewall of the second gate spacer, wherein a top surface of the second protection layer has a second slope, a lower drain contact between the first gate and the second gate and an upper drain contact over the lower drain contact and between the first gate and the second gate, wherein at least a portion of the upper drain contact is in contact with the first slope and the second slope.Type: GrantFiled: June 25, 2018Date of Patent: September 8, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wan Hsuan Hsu, I-Hsiu Wang, Yean-Zhaw Chen, Cheng-Wei Chang, Yu Shih Wang, Hsin-Yan Lu, Yi-Wei Chiu
-
Patent number: 10741637Abstract: A semiconductor device includes a semiconductor layer of a first conductivity type having a device forming region and an outside region, an impurity region of a second conductivity type formed in a surface layer portion of a first main surface in the device forming region, a field limiting region of a second conductivity type formed in the surface layer portion in the outside region and having a impurity concentration higher than that of the impurity region, and a well region of a second conductivity type formed in a region between the device forming region and the field limiting region in the surface layer portion in the outside region, having a bottom portion positioned at a second main surface side with respect to bottom portions of the impurity region and the field limiting region, and having a impurity concentration higher than that of the impurity region.Type: GrantFiled: February 8, 2019Date of Patent: August 11, 2020Assignee: ROHM CO., LTD.Inventor: Jun Takaoka