Patents Examined by José R. Díaz
-
Patent number: 11309413Abstract: A semiconductor device includes a substrate, a drift layer, a well region, and a source region. The substrate has a first conductivity type. The drift layer has the first conductivity type and is on the substrate. The well region has a second conductivity type opposite the first conductivity type and provides a channel region. The source region is in the well region and has the first conductivity type. A doping concentration of the well region along a surface of the drift layer opposite the substrate is variable such that the well region includes a region of increased doping concentration at a distance from a junction between the source region and the well region.Type: GrantFiled: October 10, 2019Date of Patent: April 19, 2022Assignee: WOLFSPEED, INC.Inventor: Sei-Hyung Ryu
-
Patent number: 11309376Abstract: A display device is disclosed that includes one or more crack detection units. The crack detection units can detect a crack position in the display device without requiring the disassembly of the display device. The crack detection units may be disposed across one or more non-active areas of the display device.Type: GrantFiled: December 13, 2019Date of Patent: April 19, 2022Assignee: LG Display Co., Ltd.Inventors: DongYoon Kim, JaeSung Lee
-
Patent number: 11309383Abstract: A semiconductor structure, and a method of making the same includes a multiple electrode stacked capacitor containing a sequence of first metal layers interleaved with second metal layers. A quad-layer stack separates each of the first metal layers from each of the second metal layers, the quad-layer dielectric stack includes a first dielectric layer made of Al2O3, a second dielectric layer made of HfO2, a third dielectric layer made of Al2O3, and a fourth dielectric layer made of HfO2.Type: GrantFiled: December 15, 2020Date of Patent: April 19, 2022Assignee: International Business Machines CorporationInventors: Kisik Choi, Takashi Ando, Paul Charles Jamison, John Greg Massey, Eduard Albert Cartier
-
Patent number: 11289335Abstract: A method for fabricating a semiconductor device includes forming a deposition-type interface layer over a substrate, converting the deposition-type interface layer into an oxidation-type interface layer, forming a high-k layer over the oxidation-type interface layer, forming a dipole interface on an interface between the high-k layer and the oxidation-type interface layer, forming a conductive layer over the high-k layer, and patterning the conductive layer, the high-k layer, the dipole interface, and the oxidation-type interface layer to form a gate stack over the substrate.Type: GrantFiled: May 20, 2020Date of Patent: March 29, 2022Assignee: SK hynix Inc.Inventor: Yunhyuck Ji
-
Patent number: 11282750Abstract: An apparatus includes a first source and a common drain and on opposite sides of a first gate surrounded by a first gate spacer, a second source and the common drain on opposite sides of a second gate surrounded by a second gate spacer, a first protection layer formed along a sidewall of the first gate spacer, wherein a top surface of the first protection layer has a first slope, a second protection layer formed along a sidewall of the second gate spacer, wherein a top surface of the second protection layer has a second slope, a lower drain contact between the first gate and the second gate and an upper drain contact over the lower drain contact and between the first gate and the second gate, wherein at least a portion of the upper drain contact is in contact with the first slope and the second slope.Type: GrantFiled: September 3, 2020Date of Patent: March 22, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wan Hsuan Hsu, I-Hsiu Wang, Yean-Zhaw Chen, Cheng-Wei Chang, Yu Shih Wang, Hsin-Yan Lu, Yi-Wei Chiu
-
Patent number: 11282781Abstract: The present application discloses a semiconductor device and a method for fabricating the semiconductor device. The semiconductor device includes a semiconductor substrate, a plurality of first conductive elements separately positioned above the semiconductor substrate, a plurality of first supporting pillars respectively correspondingly positioned between an adjacent pairs of the plurality of first set conductive elements, and a plurality of spaces respectively correspondingly positioned adjacent to the plurality of first set supporting pillars.Type: GrantFiled: July 22, 2019Date of Patent: March 22, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Tse-Yao Huang, Shing-Yih Shih
-
Patent number: 11282768Abstract: A method is presented for constructing fully-aligned top-via interconnects by employing a subtractive etch process. The method includes building a first metallization stack over a substrate, depositing a first lithography stack over the first metallization stack, etching the first lithography stack and the first metallization stack to form a receded first metallization stack, and depositing a first dielectric adjacent the receded first metallization stack. The method further includes building a second metallization stack over the first dielectric and the receded first metallization stack, depositing a second lithography stack over the second metallization stack, etching the second lithography stack and the second metallization stack to form a receded second metallization stack, and trimming the receded first metallization stack to form a via connecting the receded first metallization stack to the receded second metallization stack.Type: GrantFiled: November 8, 2019Date of Patent: March 22, 2022Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kenneth C. K. Cheng, Koichi Motoyama, Brent A. Anderson, Joseph F. Maniscalco
-
Patent number: 11282895Abstract: Methods, systems, and devices for split pillar architectures for memory devices are described. A memory device may include a substrate arranged with conductive contacts in a pattern and openings through alternative layers of conductive and insulative material that may decrease the spacing between the openings while maintaining a dielectric thickness to sustain the voltage to be applied to the array. After etching material, an insulative material may be deposited in a trench. Portions of the insulative material may be removed to form openings, into which cell material is deposited. Conductive pillars may extend perpendicular to the planes of the conductive material and the substrate, and couple to conductive contacts. The conductive pillars may be divided to form first and second pillars.Type: GrantFiled: July 2, 2019Date of Patent: March 22, 2022Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Fabio Pellizzer, Lorenzo Fratin
-
Patent number: 11276750Abstract: A capacitor includes: a semiconductor substrate; a first insulating layer disposed under the substrate; a first trench group disposed in the substrate and the first insulating layer, the first trench group includes two first trenches which penetrate through the substrate downward from an upper surface of the substrate and enter the first insulating layer, and bottoms of the two first trenches are communicated to form a first cavity structure located in the first insulating layer; a laminated structure disposed above the substrate, in the first trench group, and in the first cavity structure, the laminated structure includes m insulating layers and n conductive layers forming a structure that each insulating layer electrically isolates each conductive layer from each other; a first electrode layer electrically connected to all odd-numbered conductive layers; and a second electrode layer electrically connected to all even-numbered conductive layers.Type: GrantFiled: September 17, 2020Date of Patent: March 15, 2022Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Bin Lu, Jian Shen
-
Patent number: 11276784Abstract: In a Schottky barrier diode region, a Schottky barrier diode is formed between an n-type drift layer and a metal layer, and in a body diode region, a p-type semiconductor region, a p-type semiconductor region, and a p-type semiconductor region are formed in order from a main surface side in the drift layer, and a body diode is formed between the p-type semiconductor region and the drift layer. An impurity concentration of the p-type semiconductor region is decreased lower than the impurity concentration of the p-type semiconductor regions, thereby increasing the reflux current flowing through the Schottky barrier diode and preventing the reflux current from flowing through the body diode.Type: GrantFiled: December 14, 2020Date of Patent: March 15, 2022Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yasuhiro Okamoto, Nobuo Machida, Kenichi Hisada
-
Patent number: 11270886Abstract: A MOS transistor is produced on and in an active zone and included a source region and a drain region. The active zone has a width measured transversely to a source-drain direction. A conductive gate region of the MOS transistor includes a central zone and, at a foot of the central zone, at least one stair that extends beyond the central zone along at least an entirety of the width of the active zone.Type: GrantFiled: September 1, 2020Date of Patent: March 8, 2022Assignee: STMicroelectronics (Rousset) SASInventors: Julien Delalleau, Christian Rivero
-
Patent number: 11270907Abstract: A method for producing a semiconductor device includes a step of bonding a chip to a SOI wafer, the chip being formed of a III-V group compound semiconductor and including a substrate and a first semiconductor layer; and a step of removing the substrate and the first semiconductor layer from the chip after the step of bonding. In the producing method, the first semiconductor layer has a tensile strain, and the SOI wafer and the chip are heated to a first temperature in the step of bonding, and are cooled to a second temperature lower than the first temperature after the step of bonding.Type: GrantFiled: August 21, 2020Date of Patent: March 8, 2022Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Takehiko Kikuchi, Hideki Yagi, Nobuhiko Nishiyama
-
Patent number: 11271090Abstract: A method for fabricating a semiconductor device includes the steps of: providing a substrate having a NMOS region and a PMOS region; forming a first gate structure on the NMOS region and a second gate structure on the PMOS region; forming a seal layer on the first gate structure and the second gate structure; forming a first lightly doped drain (LDD) adjacent to the first gate structure; forming a second LDD adjacent to the second gate structure; and performing a soak anneal process to boost an oxygen concentration of the seal layer for reaching a saturation level.Type: GrantFiled: May 6, 2020Date of Patent: March 8, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chia-Ming Kuo, Fu-Jung Chuang, Po-Jen Chuang, Chia-Wei Chang, Guan-Wei Huang, Chia-Yuan Chang
-
Patent number: 11271074Abstract: A capacitor having a substrate, a first electrode layer, a dielectric layer, a second electrode layer, and first and second outer electrodes. The substrate has a first main surface and a second main surface opposite to the first main surface. The first electrode layer is on the first main surface of the substrate. The dielectric layer is on at least part of the first electrode layer. The second electrode layer is on at least part of the dielectric layer. The first outer electrode is electrically connected to the first electrode layer and the second outer electrode is electrically connected to the second electrode layer. At least one of the first electrode layer and the first outer electrode and the second electrode layer and the second outer electrode are in contact with each other at a first contact surface. The first contact surface includes a first uneven surface portion.Type: GrantFiled: September 30, 2020Date of Patent: March 8, 2022Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Takeshi Kagawa, Masatomi Harada
-
Patent number: 11251362Abstract: A spin-orbit torque magnetoresistive random-access memory device formed by fabricating a first electrode upon a conductive contact of an underlying semiconductor device, forming a first vertical magnetoresistive random-access memory (MRAM) cell stack upon the first electrode, forming a spin-Hall-effect (SHE) layer above and in electrical contact with the MRAM cell stack, forming a protective dielectric layer covering a portion of the SHE layer, forming a second vertical MRAM cell stack above and in electrical contact with an exposed portion of the SHE layer, forming a second electrode above and in electrical contact with the second vertical MRAM cell stack, and forming a metal contact above and in electrical connection with the second electrode.Type: GrantFiled: February 18, 2020Date of Patent: February 15, 2022Assignee: International Business Machines CorporationInventors: Heng Wu, Julien Frougier, Ruilong Xie, Chen Zhang
-
Patent number: 11245000Abstract: An MIM capacitor includes a semiconductor substrate having a conductor layer thereon, a dielectric layer overlying the semiconductor substrate and the conductor layer, and a first capacitor electrode disposed on the dielectric layer. The first capacitor electrode partially overlaps with the conductor layer when viewed from above. A capacitor dielectric layer is disposed on the first capacitor electrode. A second capacitor electrode is disposed on the capacitor dielectric layer. At least one via is disposed in the dielectric layer and electrically connecting the first capacitor electrode with the conductor layer.Type: GrantFiled: October 15, 2020Date of Patent: February 8, 2022Assignee: United Semiconductor (Xiamen) Co., Ltd.Inventors: Ji He Huang, Wen Yi Tan
-
Patent number: 11239215Abstract: The present disclosure provides a display device, including a substrate, a plurality of semiconductor light emitting devices arranged on the substrate, a first wiring electrode and a second wiring electrode extended from the semiconductor light emitting devices, respectively, to supply an electric signal to the semiconductor light emitting devices, a plurality of pair electrodes arranged on the substrate to generate an electric field when an electric current is supplied, and provided with first and second pair electrodes formed on an opposite side to the first and second wiring electrodes with respect to the semiconductor light emitting devices, and a dielectric layer formed to cover the pair electrodes, wherein the plurality of pair electrodes are arranged in parallel to each other along a direction.Type: GrantFiled: October 10, 2019Date of Patent: February 1, 2022Assignee: LG ELECTRONICS INC.Inventors: Juchan Choi, Changseo Park, Bongchu Shim, Kiseong Jeon
-
Patent number: 11239308Abstract: Embodiments of the present application disclose a capacitor and a method for producing a capacitor. The capacitor includes: an electrode layer including a first electrode and a second electrode separated from each other; a laminated structure including n dielectric layer(s) and n+1 conductive layers, where the n dielectric layer(s) and the n+1 conductive layers form a structure that a conductive layer and a dielectric layer are adjacent to each other, and the laminated structure forms at least two columnar structures, and n is a positive integer; and an interconnection structure configured to electrically connect an odd-numbered conductive layer in the n+1 conductive layers to the first electrode and electrically connect an even-numbered conductive layer in the n+1 conductive layers to the second electrode. According to the technical solution of the embodiments of the present application, capacitance density of the capacitor could be improved.Type: GrantFiled: September 16, 2020Date of Patent: February 1, 2022Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Bin Lu, Jian Shen
-
Patent number: 11239361Abstract: Described is an apparatus which comprises: a first layer comprising a semiconductor; a second layer comprising an insulating material, the second layer adjacent to the first layer; a third layer comprising a high-k insulating material, the third layer adjacent to the second layer; a fourth layer comprising a ferroelectric material, the fourth layer adjacent to the third layer; and a fifth layer comprising a high-k insulating material, the fifth layer adjacent to the fourth layer.Type: GrantFiled: September 29, 2017Date of Patent: February 1, 2022Assignee: Intel CorporationInventors: Uygar E. Avci, Joshua M. Howard, Seiyon Kim, Ian A. Young
-
Patent number: 11231627Abstract: In an IPS-mode liquid crystal display device, the area of a terminal portion is decreased. A liquid crystal display device includes a TFT substrate and a counter substrate attached to the TFT substrate with a sealing material, and includes a display region and a terminal portion formed on the TFT substrate. A shielding transparent conductive film is formed on the outer side of the counter substrate. On the terminal portion, an earth pad formed with a transparent conductive film is formed on an organic passivation film. The shielding transparent conductive film is connected to the earth pad through a conductor. Below organic passivation film of the terminal portion, a wire is formed.Type: GrantFiled: October 19, 2020Date of Patent: January 25, 2022Assignee: Japan Display Inc.Inventors: Hiroyuki Abe, Kentaro Agata, Masaki Murase, Kazune Matsumura