Patents Examined by Kim T. Huynh
-
Patent number: 11822494Abstract: A network switch includes a data bus, a register, an endpoint controller and a direct memory access controller. The endpoint controller is configured to receive a descriptor generated by a device driver of a host system, store the descriptor in the register, and transfer data between a root complex controller of the host system and the data bus. The descriptor identifies an address of a buffer in a memory of the host system. The direct memory access controller is configured to receive the address of the buffer from the endpoint controller or the register and, based on the address and an indication generated by the device driver, independently control transfer of the data between the memory of the host system and a network device connected to the network switch. The direct memory access controller is a receive direct memory access controller or a transmit direct memory access controller.Type: GrantFiled: July 11, 2022Date of Patent: November 21, 2023Assignee: Marvell Asia Pte, Ltd.Inventors: Manfred Kunz, Markus Althoff, Xiongzhi Ning
-
Patent number: 11822497Abstract: The disclosure provides a USB device, a USB cable, and a USB repeater. The USB cable or the USB device includes a USB connector and the USB repeater. The USB repeater may gain a signal of a differential pin pair of the USB connector. The USB repeater may monitor a signal of a configuration channel pin of the USB connector. The USB repeater selectively runs in one of a plurality of working modes corresponding to a plurality of protocols according to a monitoring result.Type: GrantFiled: October 6, 2021Date of Patent: November 21, 2023Assignee: GENESYS LOGIC, INC.Inventor: Ching-Hsiang Lin
-
Patent number: 11809353Abstract: Techniques and apparatus to provide for interactions between system components are described. In one embodiment, an apparatus to provide a component interface, the apparatus comprising at least one memory, a first component comprising at least one register, logic, at least a portion of comprised in hardware, the logic to define at least one interface field stored in the at least one register, generate an interface with a second component based on the at least one interface field, and receive interface information from the second component via the interface, the interface information comprising at least one value for the at least one interface field.Type: GrantFiled: March 31, 2017Date of Patent: November 7, 2023Assignee: INTEL CORPORATIONInventors: Kevan A. Lillie, Shlomi Lalush, Yaakov Dalsace, Adee Ofir Ran, Assaf Benhamou, David Golodni, Itay Tamir, Amir Laufer
-
Patent number: 11804679Abstract: An energy module is disclosed. The energy module includes a hand-switch circuit, a surgical instrument interface coupled to the hand-switch circuit, and a control circuit coupled to the surgical instrument interface and the hand-switch circuit. The control circuit is configured to control the hand-switch circuit to communicate with a surgical instrument coupled to the hand-switch circuit using a plurality of communication protocols over a single wire. The control circuit is configured to control the hand-switch circuit to supply power to the instrument over the single wire.Type: GrantFiled: September 5, 2019Date of Patent: October 31, 2023Assignee: Cilag GmbH InternationalInventors: Joshua Henderson, Joshua P. Morgan, Andrew W. Carroll, Jeffrey L. Aldridge, Eitan T. Wiener, James M. Vachon
-
Patent number: 11797464Abstract: Systems and methods for delivering interrupts to user-level applications. An example processing system comprises: a memory configured to store a plurality of user-level APIC data structures and a plurality of user-level interrupt handler address data structures corresponding to a plurality of user-level applications being executed by the processing system; and a processing core configured, responsive to receiving a notification of a user-level interrupt, to: set a pending interrupt bit flag having a position defined by an identifier of the user-level interrupt in a user-level APIC data structure associated with a user-level application that is currently being executed by the processing core, and invoke a user-level interrupt handler identified by a user-level interrupt handler address data structure associated with the user-level application, for a pending user-level interrupt having a highest priority among one or more pending user-level interrupts identified by the user-level APIC data structure.Type: GrantFiled: August 31, 2021Date of Patent: October 24, 2023Assignee: Intel CorporationInventors: Gilbert Neiger, Rajesh M. Sankaran
-
Patent number: 11782865Abstract: An integrated circuit can be used to regulate data flow in a computing system. The integrated circuit can receive input data via a first interface associated with a first type of bus protocol and provide output data via a second interface associated with a second type of bus protocol. Size of the input data and the output data may vary based on the corresponding protocols. The integrated circuit can receive, via the first interface, an input data size for a write transaction to store the input data in a data storage unit. The integrated circuit can also receive a requested data size, via the second interface, to provide the output data for a read transaction. The integrated circuit can also generate an actual size of the output data based on the requested data size, the input data size, and size of the stored input data.Type: GrantFiled: June 2, 2021Date of Patent: October 10, 2023Assignee: Amazon Technologies, Inc.Inventors: Gal Kochavi, Benny Pollak
-
Patent number: 11775468Abstract: A method for transmitting data between a peripheral device and a data acquisition unit, the data acquisition unit having a configurable communication interface via which the data are transmitted according to one of a number of defined communication protocols, includes: carrying out a communication protocol analysis by the peripheral device upon connection to a power supply; and carrying out an adaptation of the configurable communication interface of the peripheral device after detection of a communication protocol, providing a detected communication protocol, used by the data acquisition unit in order to carry out data exchange according to the detected communication protocol.Type: GrantFiled: October 1, 2020Date of Patent: October 3, 2023Assignee: PHOENIX CONTACT GMBH & CO. KGInventor: Klaus Wessling
-
Patent number: 11768787Abstract: This application relates to methods and apparatus for transfer of data between a host device (400) and a peripheral device (300) via a USB Type-C connector (100; 304) of the host device. A data controller is described that has a path controller (309, 310; 706) for establishing signal paths between circuitry of the host device and contacts (101) of said USB Type-C connector. The path controller is operable in at least first and second modes. In the first mode the path controller establishes separate signal paths to each of at least first, second, third and fourth contacts (A6, A7, B6, B7) of the USB Type-C connector and a plurality of the established signal paths are for transfer of analogue audio data. In the second mode the path controller establishes a pair of signal paths to only a subset of said first to fourth contacts to provide a differential digital data path.Type: GrantFiled: January 24, 2019Date of Patent: September 26, 2023Assignee: Cirrus Logic Inc.Inventors: Robert David Rand, Graeme Gordon Mackay, Andrew James Howlett
-
Patent number: 11757763Abstract: A network interface controller (NIC) capable of efficient memory access is provided. The NIC can be equipped with an operation logic block, a signaling logic block, and a tracking logic block. The operation logic block can maintain an operation group associated with packets requesting an operation on a memory segment of a host device of the NIC. The signaling logic block can determine whether a packet associated with the operation group has arrived at or departed from the NIC. Furthermore, the tracking logic block can determine that a request for releasing the memory segment has been issued. The tracking logic block can then determine whether at least one packet associated with the operation group is under processing in the NIC. If no packet associated with the operation group is under processing in the NIC, tracking logic block can notify the host device that the memory segment can be released.Type: GrantFiled: March 23, 2020Date of Patent: September 12, 2023Assignee: Hewlett Packard Enterprise Development LPInventors: Igor Gorodetsky, Hess M. Hodge, Timothy J. Johnson
-
Patent number: 11755520Abstract: An information handling system may include a host system including a first root complex, a management controller including a second root complex, a network interface controller, and at least one switching circuit. The information handling system may be configured to, in response to the host system being powered on: couple the network interface controller to the management controller via the first root complex; and wherein the information handling system is further configured to, in response to the host system being powered off: activate the at least one switching circuit to couple the network interface controller to the management controller via the second root complex.Type: GrantFiled: December 28, 2021Date of Patent: September 12, 2023Assignee: Dell Products L.P.Inventors: Zheng Zhang, Mahmoud B. Ahmadian
-
Patent number: 11748292Abstract: Various embodiments disclosed herein provides method and system for low latency FPGA based system for inference such as recommendation models. Conventional models for inference have high latency and low throughput in decision making models/processes. The disclosed method and system exploits parallelism in processing of XGB models and hence enables minimum possible latency and maximum possible throughput. Additionally, the disclosed system uses a trained model that is (re)trained using only those features which the model had used during training, remaining features are discarded during retraining of the model. The use of such selected set of features thus leads to reduction in the size of digital circuit significantly for the hardware implementation, thereby greatly enhancing the system performance.Type: GrantFiled: October 1, 2021Date of Patent: September 5, 2023Assignee: TATA CONSULTANCY SERVICES LIMITEDInventors: Piyush Manavar, Manoj Nambiar
-
Patent number: 11741039Abstract: A PCIe device and a method of operating the same are provided. The PCIe device may include a throughput calculator configured to calculate a throughput of each of a plurality of functions, a throughput analysis information generator configured to generate throughput analysis information indicating a result of a comparison between a throughput limit and the calculated throughput, a delay time information generator configured to generate a delay time for delaying a command fetch operation for each function based on the throughput analysis information, a command lookup table storage configured to store command-related information and a delay time of a function corresponding to a target command, the command-related information including information related to the target command to be fetched from a host, and a command fetcher configured to fetch the target command based on the command-related information and the delay time of the corresponding function.Type: GrantFiled: September 3, 2021Date of Patent: August 29, 2023Assignee: SK hynix Inc.Inventor: Yong Tae Jeon
-
Patent number: 11734210Abstract: A computer booting apparatus includes a computer processor, a computer memory coupled to the computer processor, and a communication port coupled to the computer processor. The computer processor is configurable for operation in a host mode and a device mode. The host mode connects to an external computer processor and an external computer memory via the communication port, checks for a new image file or a revised image file stored in the external computer processor or the external computer memory, and loads the new image file or the revised image file into the computer memory. The device mode boots a device via the communication port using the new image file or the revised image file.Type: GrantFiled: March 15, 2021Date of Patent: August 22, 2023Assignee: Lenovo (Singapore) Pte. Ltd.Inventors: Gustavo Labbate Godoy, Carlos Eduardo Dias Duarte, Denis Leite Gomes
-
Patent number: 11726940Abstract: A system for communicating with removable components may include an electronic controller and a removable component having an identifier and configured to communicate with the electronic controller. The removable component may be configured to transmit the identifier to the electronic controller via a first communication channel. The electronic controller may be configured to transmit a confirmation to the removable component after receipt of the identifier. The removable component may be configured to transmit information to the electronic controller via at least one of the first communication channel and/or a second communication channel, after receipt of the confirmation.Type: GrantFiled: August 6, 2021Date of Patent: August 15, 2023Assignee: Lear CorporationInventors: Raúl Ricart, Antoni Ferré Fàbregas, Jeffrey A. Jones
-
Patent number: 11726936Abstract: A system can include a plurality of processors. Each processor of the plurality of processors can be configured to execute program code. The system can include a direct memory access system configured for multi-processor operation. The direct memory access system can include a plurality of data engines coupled to a plurality of interfaces via a plurality of switches. The plurality of switches can be programmable to couple different ones of the plurality of data engines to different ones of the plurality of processors for performing direct memory access operations based on a plurality of host profiles corresponding to the plurality of processors.Type: GrantFiled: December 3, 2021Date of Patent: August 15, 2023Inventors: Chandrasekhar S. Thyamagondlu, Darren Jue, Ravi Sunkavalli, Akhil Krishnan, Tao Yu, Kushagra Sharma
-
Patent number: 11726944Abstract: The invention provides a transaction layer circuit of a PCIe. The transaction layer circuit includes transaction layer processing channels, a channel selection circuit, and a merge circuit. The transaction layer processing channels are coupled to a data bus transmitting at least one packet data output by a data link layer circuit of the PCIe. The channel selection circuit receives packet start/end location information in a current clock cycle from the data link layer circuit, and distributes at least one packet data in the current clock cycle to at least one transaction layer processing channel according to the packet start/end location information. The merge circuit is coupled to the transaction layer processing channels and selectively merges transaction layer processing results output by the transaction layer processing channels based on the distribution of the packet data in the current clock cycle to the transaction layer processing channels via the channel selection circuit.Type: GrantFiled: December 6, 2021Date of Patent: August 15, 2023Assignees: Faraday Technology Corporation, Faraday Technology Corp.Inventor: Bu-Qing Ping
-
Patent number: 11699092Abstract: Systems and methods involving quantum machines, hybrid quantum machines, aspects of quantum information technology and/or other features are disclosed. In one exemplary implementation, a system is provided comprising a quantum register that stores quantum information using qubits, wherein the qubits are configured to store the quantum information using particles or objects arranged in a lattice of quantum gates, a clock that provides a clock cycle to the quantum register, and a qubit-tie computing component coupled to the quantum register, wherein the qubit-tie computing component is configured to shift the quantum information between the qubits, wherein the system stores the qubits in different states using physical qualities, which may define qubits that are configured to be entangled and superposed at a same time. Further, the quantum register may comprise an entanglement component, and/or the qubit-tie computing component may comprise a superposition component.Type: GrantFiled: November 19, 2019Date of Patent: July 11, 2023Assignee: QMware AGInventor: Georg Gesek
-
Patent number: 11693813Abstract: A link controller includes a Peripheral Component Interconnect Express (PCIe) physical layer circuit for coupling to a communication link and providing a data path over the communication link, a first data link layer controller which operates according to a PCIe protocol, and a second data link layer controller which operates according to a Gen-Z protocol. A multiplexer-demultiplexer selectively connects both data link layer controllers to the PCIe physical layer circuit. A protocol translation circuit is coupled between the multiplexer-demultiplexer and the second data link layer controller, the protocol translation circuit receiving traffic data from the second data link layer controller in a Gen-Z format, encapsulating the Gen-Z format in a PCIe format, and passing traffic data to the multiplexer-demultiplexer circuit.Type: GrantFiled: May 30, 2019Date of Patent: July 4, 2023Assignees: ATI Technologies ULC, Advanced Micro Devices, Inc.Inventors: Gordon Caruk, Maurice B. Steinman, Gerald R. Talbot, Joseph D. Macri
-
Patent number: 11693804Abstract: A computerized system for efficient interaction between a host, the host having a first operating system, and a second operating system, the system comprising a subsystem on the second operating system which extracts data, directly from a buffer which is local to the host, wherein the system is operative for mapping memory from one bus associated with the first operating system to a different bus, associated with the second operating system and from which different bus the memory is accessed, thereby to emulate a connection between the first and second operating systems by cross-bus memory mapping.Type: GrantFiled: June 3, 2021Date of Patent: July 4, 2023Assignee: MELLANOX TECHNOLOGIES, LTD.Inventors: Alex Rosenbaum, Oren Duer, Alexander Mikheev, Nitzan Carmi, Haggai Eran
-
Patent number: 11687478Abstract: A system for secure data transfer using air gapping. A first module includes: a first module communication interface configured to communicate with a public network. A second module includes: a first read-only memory storing an operating system; a second read-only memory storing sets of private keys of the second module and at least one public key of another remote entity; a cryptographic unit configured to encrypt and/or decrypt data using the keys stored in the second read-only memory. A bridge module includes: a bridge module controller; memory for storing data; a switch configured to selectively connect the bridge module data interface to either the first module data interface or to the second module data interface such that the first module data interface is never connected with the second module data interface.Type: GrantFiled: January 19, 2021Date of Patent: June 27, 2023Assignee: BITFOLD AGInventor: Kamil Rafal Gancarz