Patents Examined by Krista Soderholm
-
Patent number: 8513783Abstract: A semiconductor device (1) includes a wiring (10) and dummy conductor patterns (20). The wiring (10) is a wiring through which a current with a frequency of 5 GHz or higher flows. Near the wiring (10), the dummy conductor patterns (20) are formed. A planar shape of each of the dummy conductor patterns (20) is equivalent to a shape with an internal angle larger than 180°.Type: GrantFiled: February 6, 2013Date of Patent: August 20, 2013Assignee: Renesas Electronics CorporationInventor: Yasutaka Nakashiba
-
Patent number: 8502367Abstract: An electronic package that includes a composite material base. In one embodiment the electronic package is an expanded wafer-level package. The composite material base is composed of woven strands and polymer material. In one embodiment the composite material base is composed of woven fiberglass strands and an epoxy material. In various embodiments the package includes an electronic circuitry layer on one or another face of the composite material base. In other embodiments conductive vias connect the circuitry layers, including a redistribution layer. In yet another embodiment an electronic package is mounted on the composite material base and electrically couples to the circuit of the expanded wafer-level package. The package having the composite material base is mechanically stronger and can be made thinner than a package that relies on an encapsulant material for structure, and resists cracking.Type: GrantFiled: September 29, 2010Date of Patent: August 6, 2013Assignee: STMicroelectronics Pte Ltd.Inventor: Jing-En Luan
-
Patent number: 8492202Abstract: In a structure of a semiconductor device, a Si chip and a metal leadframe are jointed by metallic bond via a porous joint layer made of high conductive metal, having a three-dimensional network structure and using Ag as a bonding material, and a film containing Zn oxide or Al oxide is formed on a surface of a semiconductor assembly contacting to a polymer resin. In this manner, by the joint with the joint layer having the porous structure mainly made of Ag, thermal stress load of the Si chip can be reduced, and fatigue life of the joint layer itself can be improved. Besides, since adhesion of the polymer resin to the film can be enhanced by the anchor effect, occurrence of cracks in a bonding portion can be prevented, so that a highly-reliable Pb-free semiconductor device can be provided.Type: GrantFiled: November 15, 2012Date of Patent: July 23, 2013Assignee: Renesas Electronics CorporationInventors: Ryoichi Kajiwara, Shigehisa Motowaki, Kazutoshi Ito, Toshiaki Ishii, Katsuo Arai, Takuya Nakajo, Hidemasa Kagii
-
Patent number: 8492884Abstract: A stacked leadframe assembly is disclosed. The stacked leadframe assembly includes a first die having a surface that defines a mounting plane, a first leadframe stacked over and attached to the first die, a second die stacked over and attached to the first leadframe; and a second leadframe stacked over and attached to the second die. The leadframes have die paddles with extended side panels that have attachment surfaces in the mounting plane.Type: GrantFiled: June 7, 2010Date of Patent: July 23, 2013Assignee: Linear Technology CorporationInventor: David Alan Pruitt
-
Patent number: 8486760Abstract: There is provided a method of manufacturing a substrate for flip chip, and a substrate for flip chip manufactured using the same. The method includes providing a base substrate including at least one conductive pad, forming a solder resist layer on the base substrate, the solder resist layer including a first opening exposing the conductive pad, forming a dry film on the solder resist layer, the dry film including a second opening connected with the first opening, forming a metal post in the first opening and a part of the second opening, filling the second opening above the metal post with solder paste, forming a solder cap by performing a reflow process on the filled solder paste, planarizing a surface of the solder cap, and removing the dry film. Accordingly, fine pitches and improve reliability can be achieved.Type: GrantFiled: September 29, 2010Date of Patent: July 16, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Tae Joon Chung, Jin Won Choi, Dong Gyu Lee, Hueng Jae Oh, Seon Jae Mun
-
Patent number: 8481424Abstract: A method for manufacturing a multilayer printed wiring board including forming a multilayer printed wiring board structure comprising first and second buildup portions, the first buildup portion including insulating layers, conductor layers and first viaholes electrically connecting the conductor layers through the insulation layers such that the first viaholes are formed in the insulating layers, respectively, the second buildup portion including insulating layers, conductor layers and second viaholes electrically connecting the conductor layers through the insulation layers such that the first viaholes are tapered toward the second viaholes, and the second via holes are tapered toward the first viaholes. The viaholes are formed by plating openings formed after lamination of respective ones of the insulating layers of the buildup portions, and each insulating layer in the buildup portions is about 100 ?m or less in thickness.Type: GrantFiled: September 23, 2011Date of Patent: July 9, 2013Assignee: Ibiden Co., Ltd.Inventors: Michimasa Takahashi, Yukinobu Mikado, Takenobu Nakamura, Masakazu Aoyama
-
Patent number: 8455356Abstract: A microelectronic assembly and related method of forming a through hole extending through a first wafer and a second wafer are provided. The first and second wafer have confronting faces and metallic features at the faces which are joined together to assemble the first and second wafers. A hole can be etched downwardly through the first wafer until a gap is partially exposed between the confronting faces of the first and second wafers. The hole can have a first wall extending in a vertical direction, and a second wall sloping inwardly from the first wall to an inner opening through which the interfacial gap is exposed. Material of the first or second wafers exposed within the hole can then be sputtered such that at least some of the sputtered material deposits onto at least one of the exposed confronting faces of the first and second wafers and provides a wall between the confronting faces.Type: GrantFiled: January 21, 2010Date of Patent: June 4, 2013Assignee: International Business Machines CorporationInventors: Richard P. Volant, Mukta G. Farooq, Kevin S. Petrarca
-
Patent number: 8450153Abstract: A method for manufacturing a package comprises a first step of forming a metal pattern including a frame and a plurality of leads extending inward from the frame, a second step of molding a resin pattern including a first resin portion which holds the plurality of leads from an inner side thereof, and second resin portions which cover bottom surfaces of peripheral portions, adjacent to portions to be removed, in the plurality of leads while exposing bottom surfaces of the portions to be removed in the plurality of leads, so as to hold the plurality of leads from a lower side thereof, and a third step of cutting the plurality of leads into a plurality of first leads and a plurality of second leads by removing the portions to be removed in the plurality of leads while the resin pattern keeps holding the peripheral portions in the plurality of leads.Type: GrantFiled: June 4, 2010Date of Patent: May 28, 2013Assignee: Canon Kabushiki KaishaInventor: Koji Ono
-
Patent number: 8435835Abstract: A semiconductor device has a base substrate with first and second opposing surfaces. A first etch-resistant conductive layer is formed over the first surface of the base substrate. A second etch-resistant conductive layer is formed over the second surface of the base substrate. A first semiconductor die has bumps formed over contact pads on an active surface of the first die. The first die is mounted over a first surface of the first conductive layer. An encapsulant is deposited over the first die and base substrate. A portion of the base substrate is removed to form electrically isolated base leads between opposing portions of the first and second conductive layers. A second semiconductor die is mounted over the encapsulant and a second surface of the first conductive layer between the base leads. A height of the base leads is greater than a thickness of the second die.Type: GrantFiled: September 2, 2010Date of Patent: May 7, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Dioscoro A. Merilo
-
Patent number: 8436449Abstract: A method for fabricating chip package includes providing a semiconductor chip with a bonding pad, comprising an adhesion/barrier layer, connected to a pad through an opening in a passivation layer, next adhering the semiconductor chip to a substrate using a glue material, next bonding a wire to the bonding pad and to the substrate, forming a polymer material on the substrate, covering the semiconductor chip and the wire, next forming a lead-free solder ball on the substrate, and then cutting the substrate and polymer material to form a chip package.Type: GrantFiled: May 13, 2011Date of Patent: May 7, 2013Assignee: Megica CorporationInventor: Mou-Shiung Lin
-
Patent number: 8426974Abstract: Interconnects for optoelectronic devices are described. An interconnect may include a stress relief feature. An interconnect may include an L-shaped feature.Type: GrantFiled: September 29, 2010Date of Patent: April 23, 2013Assignee: SunPower CorporationInventors: Ryan Linderman, Keith Johnston, Thomas Phu, Matthew Dawson
-
Patent number: 8415807Abstract: The present invention relates to a semiconductor structure and a method for making the same. The method includes the following steps: (a) providing a first wafer and a second wafer; (b) disposing the first wafer on the second wafer; (c) removing part of the first wafer, so as to form a groove; (d) forming a through via in the groove; and (e) forming at least one electrical connecting element on the first wafer. Therefore, the wafers are penetrated and electrically connected by forming only one conductive via, which leads to a simplified process and a low manufacturing cost.Type: GrantFiled: June 4, 2010Date of Patent: April 9, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Meng-Jen Wang
-
Patent number: 8415801Abstract: There is provided a semiconductor device including: a circuit board formed by bonding a first and a second metal plates to both surfaces of an insulating substrate respectively, at least one semiconductor element to be bonded to an external surface of the first metal plate through a first solder, and a radiating base plate to be bonded to an external surface of the second metal plate through a second solder, wherein the first and the second solders are constituted by solder materials of the same type, and a ratio of a sum of thicknesses of the first and the second metal plates to a thickness of the insulating substrate is set in a predetermined range to ensure an endurance to a temperature stress of each of the first and the second solders.Type: GrantFiled: June 4, 2010Date of Patent: April 9, 2013Assignee: Honda Motor Co., Ltd.Inventors: Masami Ogura, Takahito Takayanagi, Yuko Yamada, Jun Kato, Tsugio Masuda, Tsukasa Aiba, Fumitomo Takano
-
Patent number: 8415776Abstract: A semiconductor device (1) includes a wiring (10) and dummy conductor patterns (20). The wiring (10) is a wiring through which a current with a frequency of 5 GHz or higher flows. Near the wiring (10), the dummy conductor patterns (20) are formed. A planar shape of each of the dummy conductor patterns (20) is equivalent to a shape with an internal angle larger than 180°.Type: GrantFiled: February 14, 2011Date of Patent: April 9, 2013Assignee: Renesas Electronics CorporationInventor: Yasutaka Nakashiba
-
Patent number: 8409930Abstract: A BGA substrate which has a back surface to which a heat radiating plate is attached and an opening for accommodating a relay wiring substrate therein, which is provided in the center of its surface, is used. The relay wiring substrate to which an ASIC chip and a memory chip are flip-chip connected, is bonded to the heat radiating plate in the opening with a thermal conductive bonding material. Further, each of the back surfaces of the ASIC chip and the memory chip is connected to a metal cap for sealing the opening through a thermal conductive material interposed therebetween.Type: GrantFiled: March 25, 2011Date of Patent: April 2, 2013Assignee: Oki Semiconductor Co., Ltd.Inventors: Makoto Terui, Yasushi Shiraishi
-
Patent number: 8409921Abstract: A method of manufacture of an integrated circuit package system includes: providing a substrate with a top surface; configuring the top surface to include electrical contacts and an integrated circuit; providing a structure over the substrate with only a honeycomb meshwork of posts contacting the top surface of the substrate; and depositing a material to prevent warpage of the substrate on the top surface of the substrate and over the integrated circuit, the material patterned to have discrete hollow conduits that expose the electrical contacts.Type: GrantFiled: July 12, 2010Date of Patent: April 2, 2013Assignee: Stats Chippac Ltd.Inventors: Heap Hoe Kuan, Hamid Eslampour, DaeSik Choi, Rui Huang, Taeg Ki Lim
-
Patent number: 8399985Abstract: A chip package includes a carrier having a first and a second major surface. The first major surface includes an active region surrounded by an inactive region. The chip package includes contact pads in the active region for mating with chip contacts of a chip. A support structure is disposed on the inactive region of the first major surface. The support structure forms a dam that surrounds the active region. When a chip or chip stack is mounted in the active region, spacing exists between the dam and the chip or chip stack. The spacing creates convention paths for heat dissipation.Type: GrantFiled: September 25, 2011Date of Patent: March 19, 2013Assignee: United Test And Assembly Center Ltd.Inventors: Ravi Kanth Kolan, Hao Liu, Chin Hock Toh
-
Patent number: 8361837Abstract: A method of assembling a multi-die package is achieved. A heat spreader is disposed on a printed circuit substrate. At least one integrated circuit die is disposed on a top side of the heat spreader and at least one other integrated circuit die is disposed on a bottom side of the heat spreader wherein the dies are connected to the substrate by wire bonds. Thermal solder balls are electrically connected to solderable pads of the heat spreader through the open holes of the substrate, so as to couple the heat spreader to function as a ground plane. Some of the ground pads of the dies can be bonded onto the heat spreader and the others bonded onto the substrate. Alternatively, all of the dies could only be connected to the substrate by wire bonding, and not connected to the heat spreader.Type: GrantFiled: March 4, 2011Date of Patent: January 29, 2013Assignee: Compass Technology Co. Ltd.Inventors: Cheng Qiang Cui, Chee Wah Cheung
-
Patent number: 8361843Abstract: A heat dissipation package structure and method for fabricating the same are disclosed, which includes mounting and electrically connecting a semiconductor chip to a chip carrier through its active surface; mounting a heat dissipation member having a heat dissipation section and a supporting section on the chip carrier such that the semiconductor chip can be received in the space formed by the heat dissipation section and the supporting section, wherein the heat dissipation section has an opening formed corresponding to the semiconductor chip; forming an encapsulant to encapsulate the semiconductor chip, and the heat dissipation member; and thinning the encapsulant to remove the encapsulant formed on the semiconductor chip to expose inactive surface of the semiconductor chip and the top surface of the heat dissipation section from the encapsulant.Type: GrantFiled: August 1, 2011Date of Patent: January 29, 2013Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Min-Shun Hung, Ho-Yi Tsai, Chien-Ping Huang, Cheng-Hsu Hsiao
-
Patent number: 8344521Abstract: A semiconductor device includes a semiconductor package, a circuit board, an interconnection electrically connecting the semiconductor package and the circuit board, and a wiring structure. The wiring structure includes a through hole, a contact disposed at the through hole and a lead pattern extending from the contact. The wiring structure is disposed between the semiconductor package and the circuit board. The interconnection passes through the through hole and connects with the contact.Type: GrantFiled: June 8, 2010Date of Patent: January 1, 2013Assignee: Fujitsu LimitedInventor: Mitsuo Suehiro