Patents Examined by Lawrence C Tynes, Jr.
-
Patent number: 10700195Abstract: Semiconductor devices and methods of forming the same include forming first charged spacers on sidewalls of a semiconductor fin. A gate stack on the fin is formed over the first charged spacers. Second charged spacers are formed on sidewalls of the fin above the gate stack. The fin is recessed to a height below a top level of the second charged spacers.Type: GrantFiled: February 14, 2019Date of Patent: June 30, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Peng Xu, Chun W. Yeung, Chen Zhang
-
Patent number: 10692856Abstract: A semiconductor chip including an internal circuit, a plurality of electrode pads and a plurality of I/O cells. The plurality of electrode pads are arranged on a first line, a second line and a third line. Each of the plurality of electrode pads arranged at least on the first and second lines overlaps corresponding one of the plurality of I/O cells in a plan view. The plurality of I/O cells are provided on a peripheral region of the semiconductor chip. Each of the plurality of I/O cells includes a protective circuit, and is connected to corresponding one of the plurality of electrode pads. The protective circuit includes a power source-side protective circuit provided between the corresponding one of the plurality of electrode pads and a power source wiring; and a ground-side protective circuit provided between the corresponding one of the plurality of electrode pads and a ground wiring.Type: GrantFiled: June 14, 2019Date of Patent: June 23, 2020Assignee: SOCIONEXT INC.Inventors: Koichi Taniguchi, Masato Maede
-
Patent number: 10679872Abstract: A substrate liquid processing apparatus includes a liquid processing unit configured to store a processing liquid and a substrate and process the substrate using the processing liquid, the processing liquid including a phosphoric acid aqueous solution; a phosphoric acid aqueous solution supply unit configured to supply the phosphoric acid aqueous solution to the liquid processing unit; a discharge line connected to the liquid processing unit, and configured to discharge the processing liquid; a return line switchably connected to the discharge line, and configured to return the processing liquid to the liquid processing unit; a recycling line switchably connected to the discharge line, and including a recycling unit configured to recycle the processing liquid; and a waste line switchably connected to the discharge line, and configured to discard the processing liquid to the outside.Type: GrantFiled: September 4, 2018Date of Patent: June 9, 2020Assignee: TOKYO ELECTRON LIMITEDInventor: Hideaki Sato
-
Patent number: 10679848Abstract: Methods and apparatuses for depositing films in high aspect ratio features and trenches using a post-dose treatment operation during atomic layer deposition are provided. Post-dose treatment operations are performed after adsorbing precursors onto the substrate to remove adsorbed precursors at the tops of features prior to converting the adsorbed precursors to a silicon-containing film. Post-dose treatments include exposure to non-oxidizing gas, exposure to non-oxidizing plasma, and exposure to ultraviolet radiation.Type: GrantFiled: July 12, 2018Date of Patent: June 9, 2020Assignee: Lam Research CorporationInventors: Purushottam Kumar, Adrien LaVoie, Ishtak Karim, Jun Qian, Frank L. Pasquale, Bart J. van Schravendijk
-
Patent number: 10672891Abstract: A method of forming a stacked gate all around MOSFET is provided. A stack of alternating layers of Si and SiGe are formed on a substrate. A number of holes are etched through the stack and Si anchors formed in the holes. The SiGe layers are removed. A number of dummy gates are formed on the substrate and a Low-K spacer material deposited around the dummy gates. A number of S/D recesses are etched through the Si layers, removing the Si anchors. The dummy gates and spacer material preserves sections of the Si layers during etching, forming stacks of Si channels. S/Ds are formed in the recesses. The dummy gates are then removed replaced with metal gate stacks.Type: GrantFiled: October 4, 2018Date of Patent: June 2, 2020Assignee: International Business Machines CorporationInventors: Pouya Hashemi, Takashi Ando, Choonghyun Lee, Jingyun Zhang
-
Patent number: 10670933Abstract: Provided are an active-matrix substrate having a reliable line connection structure, a method for producing the same, and a display device including the same. A first metal line 122 and a second metal line 125 are electrically connected via an IGZO layer 124 rendered conductive. In this case, the second metal line 125 is isolated from an ITO layer 109 without contacting the ITO layer 109 because there are a passivation layer 107 and an organic insulating film 108 formed between the second metal line 125 and the ITO layer 109. Thus, no contact fault due to electric corrosion occurs between an aluminum layer 125a of the second metal line 125 and the ITO layer 109, whereby a reliable line connection structure is achieved.Type: GrantFiled: May 2, 2017Date of Patent: June 2, 2020Assignee: SHARP KABUSHIKI KAISHAInventors: Tohru Okabe, Hirohiko Nishiki, Takeshi Yaneda
-
Patent number: 10665520Abstract: In an embodiment, a device includes: a first integrated circuit die having a first contact region and a first non-contact region; an encapsulant contacting sides of the first integrated circuit die; a dielectric layer contacting the encapsulant and the first integrated circuit die, the dielectric layer having a first portion over the first contact region, a second portion over the first non-contact region, and a third portion over a portion of the encapsulant; and a metallization pattern including: a first conductive via extending through the first portion of the dielectric layer to contact the first integrated circuit die; and a conductive line extending along the second portion and third portion of the dielectric layer, the conductive line having a straight portion along the second portion of the dielectric layer and a first meandering portion along the third portion of the dielectric layer.Type: GrantFiled: October 29, 2018Date of Patent: May 26, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Hsun Chen, Yu-Ling Tsai, Jiun Yi Wu, Chien-Hsun Lee, Chung-Shi Liu
-
Patent number: 10651191Abstract: A semiconductor device may include a substrate, an electrode structure including electrodes stacked on the substrate, an upper semiconductor pattern penetrating at least a portion of the electrode structure, and a lower semiconductor pattern between the substrate and the upper semiconductor pattern. The upper semiconductor pattern includes a gap-filling portion and a sidewall portion extending from the gap-filling portion in a direction away from the substrate, the lower semiconductor pattern includes a concave top surface, the gap-filling portion fills a region enclosed by the concave top surface, a top surface of the gap-filling portion has a rounded shape that is deformed toward the substrate, and a thickness of the sidewall portion is less than a thickness of the gap-filling portion.Type: GrantFiled: January 8, 2018Date of Patent: May 12, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Ji-Hoon Choi, Sunggil Kim, Seulye Kim, HongSuk Kim, Phil Ouk Nam, Jaeyoung Ahn
-
Patent number: 10629657Abstract: An organic light-emitting diode (OLED) device, a brightness adjustment method thereof and a display device are provided. The OLED device includes: an OLED substrate provided with at least one OLED element; a package structure configured to form a closed space with the OLED substrate; and an external compensation component including at least one photosensitive sensor and at least one compensation adjustment unit. The at least one photosensitive sensor is configured to detect the light intensity emitted by the at least one OLED element; and the at least one compensation adjustment unit is provided on a side wall on a light-emitting side of the package structure facing the closed space and configured to adjust light intensity emitted by the at least one OLED element according to a detected signal by the at least one photosensitive sensor.Type: GrantFiled: May 7, 2018Date of Patent: April 21, 2020Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventor: Xiangxiang Zou
-
Patent number: 10615165Abstract: Some embodiments include an integrated assembly having digit lines extending along a first direction, and rails over the digit lines. The rails include semiconductor-material pillars alternating with intervening insulative regions. The rails have upper, middle and lower segments. A first insulative material is along the upper and lower segments of the rails. A second insulative material is along the middle segments of the rails. The second insulative material differs from the first insulative material in one or both of thickness and composition. Conductive gate material is along the middle segments of the rails and is spaced from the middle segments by the second insulative material. Channel regions are within the middle segments of the pillars, upper source/drain regions are within the upper segments of the pillars and lower source/drain regions are within the lower segments of the pillars. Some embodiments include methods of forming integrated assemblies.Type: GrantFiled: October 4, 2018Date of Patent: April 7, 2020Assignee: Micron Technology, Inc.Inventors: Amirhasan Nourbakhsh, John K. Zahurak, Sanh D. Tang, Silvia Borsari, Hong Li
-
Patent number: 10615262Abstract: A display panel comprises a first substrate, a second substrate, a display layer and transistors. One of the transistors includes a gate electrode disposed on the base plate, a first insulating layer disposed on the gate electrode, an active layer disposed on the first insulating layer, and a source electrode and a drain electrode disposed on the active layer, wherein the active layer includes a channel region between the source electrode and the drain electrode. At least one of the source and drain electrodes includes a first conductive layer disposed on the active layer, and a second conductive layer disposed on and contacting the first conductive layer, wherein the second conductive layer exposes a portion of top surface of the first conductive layer so that the first conductive layer possesses a first protrusion portion protruding from the edge of the second conductive layer and extending towards the channel region.Type: GrantFiled: February 27, 2017Date of Patent: April 7, 2020Assignee: INNOLUX CORPORATIONInventors: Chun-Liang Lin, Bo-Chin Tsuei, Hung-Kun Chen, Nai-Fang Hsu, Yi-Ching Chen
-
Patent number: 10600736Abstract: A method of forming semiconductor devices includes providing a wafer having a first side and second side, electrically conductive pads at the second side, and an electrically insulative layer at the second side with openings to the pads. The first side of the wafer is background to a desired thickness and an electrically conductive layer is deposited thereon. Nickel layers are simultaneously electrolessly deposited over the electrically conductive layer and over the pads, and diffusion barrier layers are then simultaneously deposited over the nickel layers. Another method of forming semiconductor devices includes depositing backmetal (BM) layers on the electrically conductive layer including a titanium layer, a nickel layer, and/or a silver layer. The BM layers are covered with a protective coating and a nickel layer is electrolessly deposited over the pads. A diffusion barrier layer is deposited over the nickel layer over the pads, and the protective coating is removed.Type: GrantFiled: March 2, 2017Date of Patent: March 24, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Yusheng Lin, Takashi Noma, Shinzo Ishibe
-
Patent number: 10593672Abstract: A method for manufacturing a semiconductor device includes growing a first strained semiconductor layer on a substrate, the first strained semiconductor layer having a first type of strain, wherein the substrate comprises a first crystalline orientation at a top surface of the substrate, forming at least one trench in the substrate, wherein exposed sidewalls of the at least one trench have a second crystalline orientation different from the first crystalline orientation, growing a buffer layer in the at least one trench from the exposed sidewalls of the trench, and growing a second strained semiconductor layer on the buffer layer, the second strained semiconductor layer having a second type of strain, wherein the first type of strain is different from the second type of strain.Type: GrantFiled: January 8, 2018Date of Patent: March 17, 2020Assignee: International Business Machines CorporationInventors: Juntao Li, Kangguo Cheng, John G. Gaudiello
-
Patent number: 10573613Abstract: A fan-out semiconductor package includes: a first connection member having a through-hole; a semiconductor chip disposed in the through-hole and having an active surface having connection pads disposed thereon and an inactive surface opposing the active surface; an encapsulant encapsulating at least portions of the first connection member and the inactive surface of the semiconductor chip; a second connection member disposed on the first connection member and the active surface of the semiconductor chip; a resin layer disposed on the encapsulant; and a rear redistribution layer embedded in the encapsulant so that one surface thereof is exposed by the encapsulant, wherein the resin layer covers at least portions of the exposed one surface of the rear redistribution layer, and the rear redistribution layer is electrically connected to the redistribution layer of the first connection member through connection members formed in first openings penetrating through the resin layer and the encapsulant.Type: GrantFiled: January 12, 2017Date of Patent: February 25, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Da Hee Kim, Young Gwan Ko
-
Patent number: 10559783Abstract: The present disclosure relates to a display device and a method of producing the same. In an embodiment, the display device includes: a base substrate; a cover plate opposite to the base substrate; and a first frame sealant, the cover plate is bonded to the base substrate at least by the first frame sealant, at least one groove is provided in a bonding region of at least one of the base substrate and the cover plate, and at least a part of the first frame sealant is disposed in the groove.Type: GrantFiled: May 4, 2018Date of Patent: February 11, 2020Assignees: BOE TECHNOLOGY GROUP CO., LTD., HEFEI BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Gangqi Huang, Zhaoke Zhang
-
Patent number: 10553809Abstract: A laminated Organic Light Emitting Diode (OLED) display panel and a manufacturing method thereof and a display device are provided. The laminated OLED display panel includes: a pixel partition layer, which defines a plurality of openings; a first charge generate layer, which has a first doping type, being positioned on the pixel partition layer; and a second charge generate layer, which has a second doping type, being positioned on the first charge generate layer. The laminated OLED display panel further includes: a barrier layer, which is positioned between the first charge generation layer and the second charge generation layer and at least corresponds to a position of the pixel partition layer.Type: GrantFiled: May 4, 2018Date of Patent: February 4, 2020Assignees: BOE Technology Group Co., Ltd., Hefei Xinsheng Optoelectronics Technology Co., Ltd.Inventors: Zhijie Ye, Rui Peng, Xinxin Wang, Yikun Dou, Wenbin Jia, Yue Hu
-
Patent number: 10553465Abstract: A system for controlling of wafer bow in plasma processing stations is described. The system includes a circuit that provides a low frequency RF signal and another circuit that provides a high frequency RF signal. The system includes an output circuit and the stations. The output circuit combines the low frequency RF signal and the high frequency RF signal to generate a plurality of combined RF signals for the stations. Amount of low frequency power delivered to one of the stations depends on wafer bow, such as non-flatness of a wafer. A bowed wafer decreases low frequency power delivered to the station in a multi-station chamber with a common RF source. A shunt inductor is coupled in parallel to each of the stations to increase an amount of current to the station with a bowed wafer. Hence, station power becomes less sensitive to wafer bow to minimize wafer bowing.Type: GrantFiled: June 30, 2017Date of Patent: February 4, 2020Assignee: Lam Research CorporationInventors: Edward Augustyniak, David French, Sunil Kapoor, Yukinori Sakiyama, George Thomas
-
Patent number: 10535651Abstract: An impedance circuit includes a first poly-resistor and a second poly-resistor. The first poly-resistor has a first terminal coupled to a first node, and a second terminal coupled to a second node. The second poly-resistor has a first terminal coupled to the first node, and a second terminal coupled to the second node. The resistance between the first terminal and the second terminal of the first poly-resistor is determined according to a first control voltage. The resistance between the first terminal and the second terminal of the second poly-resistor is determined according to a second control voltage. The first control voltage and the second control voltage are determined according to a first voltage at the first node and a second voltage at the second node.Type: GrantFiled: April 16, 2018Date of Patent: January 14, 2020Assignee: MEDIATEK INC.Inventors: Sung-Han Wen, Kuan-Ta Chen
-
Patent number: 10529771Abstract: A method of fabrication of an array of optoelectronic structures includes first providing a crystalline substrate having cells corresponding to individual optoelectronic structures to be obtained. Each of the cells includes an opening to the substrate. Then, several first layer portions of a first compound semiconductor material are grown in each the opening to at least partly fill a respective one of the cells and form an essentially planar film portion therein. Next, several second layer portions of a second compound semiconductor material are grown over the first layer portions that coalesce to form a coalescent film extending over the first layer portions. Finally, excess portions of materials are removed, to obtain the array of optoelectronic structures. Each optoelectronic structure comprises a stack protruding from the substrate of: a residual portion of one of the second layer portions; and a residual portion of one of the first layer portions.Type: GrantFiled: February 27, 2018Date of Patent: January 7, 2020Assignee: International Business Machines CorporationInventors: Mattias B. Borg, Lukas Czornomaz, Veeresh V. Deshpande, Vladimir Djara, Heike E. Riel, Heinz Schmid
-
Patent number: 10529833Abstract: The present disclosure provides a semiconductor structure. The semiconductor structure includes device fins formed on a substrate; fill fins formed on the substrate and disposed among the device fins; and gate stacks formed on the device fins and the fill fins. The fill fins include a first dielectric material layer and a second dielectric material layer deposited on the first dielectric material layer. The first and second dielectric material layers are different from each other in composition.Type: GrantFiled: January 8, 2018Date of Patent: January 7, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kuo-Cheng Ching, Teng-Chun Tsai, Kuan-Lun Cheng, Chih-Hao Wang